Wallace tree

Known as: Wallace, Wallace multiplier 
A Wallace tree is an efficient hardware implementation of a digital circuit that multiplies two integers, devised by Australian Computer Scientist… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1939-2018
05010019392017

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Today in sub-nanometer regime, chip/system designers add accuracy as a new constraint to optimize Latency-Power-Area (LPA… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table I
Is this relevant?
2013
2013
Power dissipation of integrated circuits is a major concern for VLSI circuit designers. A Wallace tree multiplier is an improved… (More)
  • figure 1
  • figure 4
  • figure 2
  • figure 3
  • figure 8
Is this relevant?
2013
2013
A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal… (More)
Is this relevant?
2013
2013
Power consumption has become a critical concern in today’s VLSI system design. The growing market for fast floating-point… (More)
  • figure 2
  • figure 4
  • figure 7
  • table II
Is this relevant?
2012
2012
Designing multipliers that are of high-speed, low power, and regular in layout are of substantial research interest. Speed of the… (More)
Is this relevant?
2007
2007
In this paper, we present a formal synthesis methodology that is capable of performing correct synthesis at almost all levels of… (More)
  • figure 1
  • figure 3
Is this relevant?
Highly Cited
2000
Highly Cited
2000
This article develops a model which shows that bank deposit contracts can provide allocations superior to those of exchange… (More)
Is this relevant?
1990
1990
A scalable architecture for pipelined and iterative Wallace tree multipliers is presented. For netlist-only multipliers, minimal… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • table 1
Is this relevant?
Highly Cited
1989
Highly Cited
1989
This paper concerns methods for inferring decision trees from examples for classification problems. The reader who is unfamiliar… (More)
  • table I
  • figure 1
  • table II
  • table III
Is this relevant?
Highly Cited
1985
Highly Cited
1985
A high-speed VLSI multiplication algorithm internally using redundant binary representation is proposed. In n bit binary integer… (More)
  • table I
  • figure 3
  • table II
  • figure 4
  • table III
Is this relevant?