Binary multiplier

Known as: Hardware multiplier, Hardware multiply, Multiplication ALU 
A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1967-2018
05101519672018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Due to high complexity of VLSI systems used in various applications power dissipation becomes a limiting factor in VLSI circuits… (More)
Is this relevant?
2012
2012
For higher order multiplications, a huge number of adders or compressors are to be used to perform the partial product addition… (More)
  • figure 1
  • figure 2
  • figure 4
  • table I
  • figure 3
Is this relevant?
2011
2011
Nanocircuits will suffer from heat dissipation due to irreversible information erasure, which is a potential new limiting factor… (More)
  • figure 1
  • table I
  • figure 2
  • table II
Is this relevant?
2009
2009
In this paper, we describe the first hardware design of a combined binary and decimal floating-point multiplier, based on… (More)
  • table I
  • figure 1
  • figure 2
  • table II
  • table IV
Is this relevant?
2004
2004
  • Guojun Wang
  • Conference Record of the Thirty-Eighth Asilomar…
  • 2004
Multiplication is a very important operation in digital computing systems. Both signed and unsigned multiplications are required… (More)
  • table 1
  • figure 7
  • figure 8
Is this relevant?
2004
2004
This work addresses the feasibility of re-engineering the multiplier architecture that is based on a new redundant number… (More)
  • figure 1
  • figure 6
  • table 3
  • table 4
  • table 5
Is this relevant?
1999
1999
The overlap resolution number system (ORNS) employs digit level residue arithmetic with analog digits. A binary multiplier based… (More)
  • figure 1
  • figure 2
Is this relevant?
1998
1998
The overlap resolution number system (ORNS) employs bit level residue arithmetic, and opens up a powerful approach to digital… (More)
  • figure 1
Is this relevant?
1988
1988
A description is given of a 32*32-bit signed digit multiplier implemented with multiple-valued, bidirectional, current-mode… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1985
1985
A fast serial-parallel (FSP) multiplier design is derived from the carry-save add-shift (CSAS) multiplier structure. The CSAS… (More)
  • figure 1
  • figure 3
  • table I
  • figure 5
  • figure 6
Is this relevant?