Skip to search formSkip to main contentSkip to account menu

Virtex (FPGA)

Known as: Virtex, Virtex 7 
Virtex is the flagship family of FPGA products developed by Xilinx. Other current product lines include Kintex (mid-range) and Artix (low-cost), each… 
Wikipedia (opens in a new tab)

Related topics

Related topics

16 relations
CompactRIODEFLATEHardware description languageLogic block

Broader (1)

Reconfigurable computing

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2017
Highly Cited
2017
Efficient design and hardware implementation of the OpenFlow v1.3 Switch on the Virtex-6 FPGA ML605
Software-defined network (SDN) has had the evolution of the current network with the aim of removing its restrictions so that the… 
Review
2012
Review
2012
Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures - An Analysis of the Xilinx Virtex-4 and Virtex-5 Bitstream Encryption Mechanism
This paper presents a side-channel analysis of the bitstream encryption mechanism provided by Xilinx Virtex FPGAs. This work… 
Highly Cited
2011
Highly Cited
2011
On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs
Over the last two decades FPGAs have become central components for many advanced digital systems, e.g., video signal processing… 
Highly Cited
2010
Highly Cited
2010
New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity
Reconfigurability and low complexity are the two key requirements of finite impulse response (FIR) filters employed in… 
Highly Cited
2005
Highly Cited
2005
Sparse Matrix-Vector multiplication on FPGAs
Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering… 
Highly Cited
2003
Highly Cited
2003
Post-placement C-slow retiming for the xilinx virtex FPGA
C-slow retiming is a process of automatically increasing the throughput of a design by enabling fine grained pipelining of… 
Highly Cited
2001
Highly Cited
2001
Configuration Compression for Virtex FPGAs
Although run-time reconfigurable systems have been shown to achieve very high performance, the speedups over traditional… 
Highly Cited
2001
Highly Cited
2001
Proton Testing of SEU Mitigation Methods for the Virtex FPGA
Total ionizing dose (TID), heavy ion and proton characterization have previously been performed on Virtex FPGAs, fabricated on… 
Review
1999
Review
1999
Virtex FPGA series configuration and readback
  • 1999
  • Corpus ID: 59881209
This application note is offered as complementary text to the configuration section of the Virtex Data Sheet. It is strongly… 
Highly Cited
1999
Highly Cited
1999
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
SRAM based logic devices such as FPGAs have some susceptibility to SEU and functional interruption. This paper describes several… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)