Logic block

In computing, a logic block or configurable logic block (CLB) is a fundamental building block of field-programmable gate array (FPGA) technology… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1996-2016
01219962016

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
This paper presents a via-configurable logic block and a design methodology for realizing fine-grained dual-supply-voltage… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
2013
2013
  • Ms. N. Ramya, Ms. N. Kirthika
  • 2013
Testing is considered as the major factor for many applications because of the high level fault detection and the fast hardware… (More)
  • figure 1
  • figure 3
  • table I
  • table II
Is this relevant?
2012
2012
Spin wave devices can be used to build generic logic functions. Their low-power property offers competitive potential in future… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2010
2010
A hybrid computational intelligence model, integrating the least-squares fitting algorithm of Functional Networks with Type-2… (More)
  • figure 1
  • figure 2
  • table I
  • table II
  • table III
Is this relevant?
2010
2010
This paper presents a hybrid model consisting of a fusion of Functional Networks and Type-2 Fuzzy Logic. The model capitalizes on… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2007
2007
Traditionally, power integrity engineer uses simulated transient current profile, icc(t) from the Circuit Designer as input to… (More)
  • figure 2
  • figure 4
  • figure 5
  • table 1
  • figure 6
Is this relevant?
2005
2005
Logic block packing is a necessary procedure of synthesis in FPGA CAD flow. In academic field, the existent packing algorithm… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • table 1
Is this relevant?
2005
2005
In this paper we present a system level technique for mapping large, multiple-IP-block designs to channel-width constrained FPGAs… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
1997
1997
The test of the Conjigurable Logic Blocks of RAM based FPGAs under a Stuck-At fault model has been studied. The high cost of… (More)
  • figure 4
  • figure 5
  • figure 12
  • figure 13
  • figure 14
Is this relevant?
Review
1996
Review
1996
Routability Measurement Joel Darnauer and Wayne Wei-ming Dai Computer Engineering, UC Santa Cruz Santa Cruz, CA 95064 (joel,dai… (More)
  • figure 3
  • figure 4
  • figure 5
  • figure 7
  • figure 8
Is this relevant?