Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Logic block

In computing, a logic block or configurable logic block (CLB) is a fundamental building block of field-programmable gate array (FPGA) technology… Expand
Wikipedia

Related topics

Related topics

18 relations
Circuit underutilizationClock skewConventional PCICrossbar switch
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2011
Highly Cited
2011
Robust neural logic block (NLB) based on memristor crossbar array
Neural networks are considered as promising candidates for implementing functions in memristor crossbar array with high tolerance… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2011
Highly Cited
2011
Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect
The development of future FPGA fabrics with more sophisticated and complex logic blocks requires a new CAD flow that permits the… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
2008
Highly Cited
2008
Logic-Based Distributed Routing for NoCs
The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like… Expand
  • figure 1
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Combinational Logic Design for AES SubByte Transformation on Masked Data
Low power consumption, low gate count and high throughput used to be standard design criteria for cryptographic coprocessors… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density
In 1999, most commercial FPGAs, like the Altera Flex and Xilinx Virtex FPGAs already had cluster-based logic blocks. However, the… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Architecture and CAD for Deep-Submicron FPGAS
From the Publisher: Architecture and CAD for Deep-Submicron FPGAs addresses several key issues in the design of high-performance… Expand
Is this relevant?
Highly Cited
1997
Highly Cited
1997
Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size
While modern FPGAs often contain clusters of 4-input lookup tables and flip flops, little is known about good choices for two key… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1995
1995
A new diagnosis approach for short faults in interconnects
Existing one-step diagnosis approaches for faults in interconnects either yield a long test sequence, or use a non-generalized… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1992
Highly Cited
1992
The effect of logic block architecture on FPGA performance
This authors explore the effect of logic block architecture on the speed of a field-programmable gate array (FPGA). Four classes… Expand
  • figure 1
  • table I
  • table 11
  • table IV
  • table V
Is this relevant?
Highly Cited
1990
Highly Cited
1990
Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency
The relationship between the functionality of a field-programmable gate array (FPGA) logic block and the area required to… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE