• Publications
  • Influence
Chisel: Constructing hardware in a Scala embedded language
TLDR
In this paper we introduce Chisel, a new hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages. Expand
  • 482
  • 72
  • PDF
Garp: a MIPS processor with a reconfigurable coprocessor
TLDR
The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Expand
  • 969
  • 54
  • PDF
BEE2: a high-end reconfigurable computing system
TLDR
The Berkeley Emulation Engine 2 (BEE2) project is developing a reusable, modular, and scalable framework for designing high-end reconfigurable computers, including a processing-module building block and several programming models. Expand
  • 318
  • 34
  • PDF
A view of the parallel computing landscape
TLDR
Writing programs that scale with increasing numbers of cores should be as easy as writing programs for sequential computers. Expand
  • 605
  • 27
  • PDF
The Garp Architecture and C Compiler
TLDR
The authors designed their own architecture called Garp and experimented with running applications on it. Expand
  • 449
  • 24
Silicon Auditory Processors as Computer Peripherals
TLDR
In this paper, an alternative output method for silicon auditory models, suitable for direct interface to digital computers, is described. Expand
  • 242
  • 13
The Cloud is Not Enough: Saving IoT from the Cloud
TLDR
We present early work on such a distributed platform, called the Global Data Plane (GDP), and discuss how it addresses the problems with the cloud-centric architecture. Expand
  • 170
  • 11
  • PDF
RAMP: Research Accelerator for Multiple Processors
TLDR
The RAMP project's goal is to enable the intensive, multidisciplinary innovation that the computing industry will need to tackle the problems of parallel processing. Expand
  • 205
  • 11
  • PDF
HSRA: high-speed, hierarchical synchronous reconfigurable array
TLDR
We introduce a novel reconfigurable computing array, the High-Speed, Hierarchical Synchronous Reconfigurable Array (HSRA), and its supporting tools. Expand
  • 130
  • 10
  • PDF
AWStream: adaptive wide-area streaming analytics
TLDR
We present AWStream, a stream processing system that simultaneously achieves low latency and high accuracy in the wide area, requiring minimal developer efforts. Expand
  • 39
  • 9
  • PDF
...
1
2
3
4
5
...