Skip to search formSkip to main contentSkip to account menu

Reconfigurable computing

Known as: Reconfigurable system, Data Path Unit, Adaptive computing 
Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing… 
Wikipedia (opens in a new tab)

Related topics

Related topics

46 relations
Application-specific integrated circuitArithmetic logic unitBenchmark (computing)C-One

Broader (1)

Digital electronics

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
A reconfigurable 65nm SRAM achieving voltage scalability from 0.25–1.2V and performance scalability from 20kHz–200MHz
A 64 kb SRAM array fabricated in 65 nm low-power CMOS operates from 250 mV to 1.2 V. This wide supply range is enabled by a… 
Highly Cited
2006
Highly Cited
2006
A Method for Router Table Compression for Application Specific Routing in Mesh Topology NoC Architectures
One way to specialize a general purpose multi-core chip built using NoC principles is to provide a mechanism to configure an… 
Highly Cited
2005
Highly Cited
2005
REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems
The feature of partial reconfiguration provided by currently available field programmable gate arrays (FPGAs) makes it possible… 
Highly Cited
2004
Highly Cited
2004
A new approach for on-line placement on reconfigurable devices
Summary form only given. By increasing the amount of resources on reconfigurable platforms with the ability of partial… 
Highly Cited
2002
Highly Cited
2002
A Hardware-Software Real-Time Operating System Framework for SoCs
The /spl delta/ framework for RTOS-SoC codesign helps designers simultaneously build a SoC or platform-ASIC architecture and a… 
Highly Cited
2002
Highly Cited
2002
A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs
Highly Cited
2000
Highly Cited
2000
Low density parity check codes for magnetic recording channels
We propose a system for magnetic recording, using a low density parity check (LDPC) code as the error-correcting-code, in… 
Highly Cited
1999
Highly Cited
1999
A low cost approach for detecting, locating, and avoiding interconnect faults in FPGA-based reconfigurable systems
  • D. DasN. Touba
  • Proceedings Twelfth International Conference on…
  • 1999
  • Corpus ID: 15183244
An FPGA-based reconfigurable system may contain boards of FPGAs which are reconfigured for different applications and must work… 
Highly Cited
1994
Highly Cited
1994
Topological Properties of the Crossed Cube Architecture
Highly Cited
1988
Highly Cited
1988
Image computations on reconfigurable VLSI arrays
The authors consider image computations on a mesh with reconfigurable bus (reconfigurable mesh). The architecture consists of an… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)