Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 232,200,720 papers from all fields of science
Search
Sign In
Create Free Account
Reconfigurable computing
Known as:
Reconfigurable system
, Data Path Unit
, Adaptive computing
Expand
Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
46 relations
Application-specific integrated circuit
Arithmetic logic unit
Benchmark (computing)
C-One
Expand
Broader (1)
Digital electronics
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
An Inexpensive Reconfigurable Planar Array for Wi-Fi Applications
M. Donelli
,
P. Febvre
2012
Corpus ID: 44981235
This work presents the results of the synthesis of a light- weight inexpensive reconflgurable planar array antenna. The antenna…
Expand
Highly Cited
2006
Highly Cited
2006
A Method for Router Table Compression for Application Specific Routing in Mesh Topology NoC Architectures
M. Palesi
,
Shashi Kumar
,
Rickard Holsmark
International Conference / Workshop on Embedded…
2006
Corpus ID: 14180111
One way to specialize a general purpose multi-core chip built using NoC principles is to provide a mechanism to configure an…
Expand
Highly Cited
2005
Highly Cited
2005
REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems
Heiko Kalte
,
Gareth Lee
,
Mario Porrmann
,
U. Rückert
IEEE International Parallel and Distributed…
2005
Corpus ID: 18979639
The feature of partial reconfiguration provided by currently available field programmable gate arrays (FPGAs) makes it possible…
Expand
Highly Cited
2002
Highly Cited
2002
A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs
Heiko Kalte
,
Mario Porrmann
,
U. Rückert
2002
Corpus ID: 59106476
Highly Cited
2002
Highly Cited
2002
A Hardware-Software Real-Time Operating System Framework for SoCs
V. Mooney
,
D. Blough
IEEE Design & Test of Computers
2002
Corpus ID: 206458727
The /spl delta/ framework for RTOS-SoC codesign helps designers simultaneously build a SoC or platform-ASIC architecture and a…
Expand
Highly Cited
2001
Highly Cited
2001
Pilchard — a reconfigurable computing platform with memory slot interface
P. H. W. Leong
,
M. P. Leong
,
+6 authors
mywong khleeg
IEEE Symposium on Field-Programmable Custom…
2001
Corpus ID: 17637085
A reconfigurable computing development environment called Pilchard, employing a field programmable gate array (FPGA) which plugs…
Expand
Highly Cited
2000
Highly Cited
2000
Low density parity check codes for magnetic recording channels
Hongxin Song
,
R. Todd
,
J. R. Cruz
2000
Corpus ID: 17144277
We propose a system for magnetic recording, using a low density parity check (LDPC) code as the error-correcting-code, in…
Expand
2000
2000
Reconfigurable aperture antennas using RF MEMS switches for multi-octave tunability and beam steering
J. Schaffner
,
R. Loo
,
+7 authors
M. Wu
C++ Conference
2000
Corpus ID: 31722998
The requirements for increased functionality within a confined volume will place greater burdens on electromagnetic platforms for…
Expand
1993
1993
Real-time reconfigurable logic circuits using neuron MOS transistors
T. Shibata
,
K. Kotani
,
T. Ohmi
IEEE International Solid-State Circuits…
1993
Corpus ID: 60972167
A highly-flexible real-time-reconfigurable logic circuit implemented using a regular CMOS process is presented. The circuit…
Expand
1990
1990
Two-Dimensional Processor Array with a Reconfigurable Bus System is at Least as Powerful as CRCW Model
Biing-Feng Wang
,
Gen-Huey Chen
Information Processing Letters
1990
Corpus ID: 39691570
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE