Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,208,235 papers from all fields of science
Search
Sign In
Create Free Account
VHDL
Known as:
VHSIC hardware description language
, IEEE 1076
, Vhdl 93
Expand
VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
ARINC 818
Altium Designer
Application-specific integrated circuit
Atmel AVR
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
VLSI Implementation of the Discrete Wavelet Transform (DWT) for Image Compression
A. Shinde
,
A. Pathrikar
2013
Corpus ID: 212564190
- This paper presents new VLSI architectures for finite impulse response (FIR) filters and discrete wavelet transform, intended…
Expand
2010
2010
On The Impact of Target Technology in SHA-3 Hardware Benchmark Rankings
Xu Guo
,
Si-Nan Huang
,
Leyla Nazhandali
,
P. Schaumont
IACR Cryptology ePrint Archive
2010
Corpus ID: 14465778
Both FPGAs and ASICs are widely used as the technology for comparing SHA-3 hardware benchmarking process. However, the im- pact…
Expand
2010
2010
FSSA: Fast Steady-State Algorithm for the Analysis of Mixed Analog/Digital Circuits
A. Brambilla
,
G. Gruosso
,
G. S. Gajani
IEEE Transactions on Computer-Aided Design of…
2010
Corpus ID: 9462493
The shooting method is largely employed to determine the steady-state working condition of both autonomous and nonautonomous…
Expand
2009
2009
Design and Implementation of Parallel and Pipelined Distributive Arithmetic Based Discrete Wavelet Transform IP Core
M. Nagabushanam
,
C. Raj
,
S. Ramachandran
2009
Corpus ID: 770336
The Discrete Wavelet Transform (DWT) has gained the reputation of being a very effective signal analysis tool for many practical…
Expand
2006
2006
optiMap: a tool for automated generation of NoC architectures using multi-port routers for FPGAs
B. Sethuraman
,
R. Vemuri
Proceedings of the Design Automation & Test in…
2006
Corpus ID: 10902440
Networks-on-chip (NoC) way of system design has been introduced to overcome the communication and the performance bottlenecks of…
Expand
2005
2005
On the design of an FPGA-based OFDM modulator for IEEE 802.11a
J. García
,
René Cumplido
International Conference on Electrical and…
2005
Corpus ID: 5644799
The actual and next communication schemes tend to use OFDM systems in order to provide high baud rates and less inter symbol…
Expand
2000
2000
Multiclock Esterel: a reactive framework for asynchronous design
B. Rajan
,
R. Shyamasundar
Proceedings, International Parallel and…
2000
Corpus ID: 896756
In this paper, we discuss a new paradigm called Multiclock Esterel, based on the paradigm of the synchronous reactive language…
Expand
Highly Cited
1998
Highly Cited
1998
VHDL for Logic Synthesis
A. Rushton
1998
Corpus ID: 54123238
From the Publisher: VHDL (Very high-speed circuit Hardware Description Language) is firmly established in an industrial context…
Expand
Highly Cited
1995
Highly Cited
1995
OO-VHDL: Object-Oriented Extensions to VHDL
S. Swamy
,
A. Molin
,
Burton M. Covnot
Computer
1995
Corpus ID: 19463264
Object-oriented extensions to hardware description languages let engineers model systems at a higher level of abstraction, thus…
Expand
1995
1995
Interactive Hardware-Software Partitioning and Memory Allocation Based on Data Transfer Profiling
M. O'Nils
,
A. Jantsch
,
A. Hemani
,
H. Tenhunen
1995
Corpus ID: 60609629
Interactive Hardware-Software Partitioning and Memory Allocation Based on Data Transfer Profiling