Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,438,840 papers from all fields of science
Search
Sign In
Create Free Account
VHDL
Known as:
VHSIC hardware description language
, IEEE 1076
, Vhdl 93
Expand
VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
ARINC 818
Altium Designer
Application-specific integrated circuit
Atmel AVR
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
VLSI Implementation of the Discrete Wavelet Transform (DWT) for Image Compression
A. Shinde
,
A. Pathrikar
2013
Corpus ID: 212564190
- This paper presents new VLSI architectures for finite impulse response (FIR) filters and discrete wavelet transform, intended…
Expand
2012
2012
An integrated radix-4 modular divider/multiplier hardware architecture for cryptographic applications
L. Tawalbeh
,
Y. Jararweh
,
Abidalrahman Mohammad
˜The œinternational Arab journal of information…
2012
Corpus ID: 9240937
The increasing importance of security in computers and communication systems introduces the need for several public$key…
Expand
2010
2010
On The Impact of Target Technology in SHA-3 Hardware Benchmark Rankings
Xu Guo
,
Sinan Huang
,
L. Nazhandali
,
P. Schaumont
IACR Cryptology ePrint Archive
2010
Corpus ID: 14465778
Both FPGAs and ASICs are widely used as the technology for comparing SHA-3 hardware benchmarking process. However, the im- pact…
Expand
2009
2009
Design and Implementation of Parallel and Pipelined Distributive Arithmetic Based Discrete Wavelet Transform IP Core
A. Simpson
,
J. Hunter
,
Moira Wylie
,
Yi Hu
,
David Mann
2009
Corpus ID: 770336
The Discrete Wavelet Transform (DWT) has gained the reputation of being a very effective signal analysis tool for many practical…
Expand
2005
2005
On the design of an FPGA-based OFDM modulator for IEEE 802.11a
J. García
,
René Cumplido
International Conference on Electrical and…
2005
Corpus ID: 5644799
The actual and next communication schemes tend to use OFDM systems in order to provide high baud rates and less inter symbol…
Expand
2005
2005
A scalable parallel SoC architecture for network processors
Jörg-Christian Niemann
,
Mario Porrmann
,
U. Rückert
IEEE Computer Society Annual Symposium on VLSI
2005
Corpus ID: 8324454
Information processing and networking of technical devices find their way into our daily life. In order to process the…
Expand
2000
2000
A high-speed MAP architecture with optimized memory size and power consumption
A. Worm
,
H. Lamm
,
N. Wehn
IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS…
2000
Corpus ID: 13826580
This paper presents a novel high-speed maximum a posteriori (MAP) decoder architecture with optimized memory size and power…
Expand
Highly Cited
2000
Highly Cited
2000
VHDL Design Representation and Synthesis
J. Armstrong
,
F. G. Gray
2000
Corpus ID: 54139218
Preface. 1. Structured Design Concepts. The Abstraction Hierarchy. Textual vs Pictorial Representations. Types of Behavioral…
Expand
Highly Cited
1995
Highly Cited
1995
The Codesign of Embedded Systems: A Unified Hardware/Software Representation
Sanjaya Kumar
,
J. Aylor
,
Barry W. Johnson
,
W. Wulf
Springer US
1995
Corpus ID: 43052766
Current practice dictates the separation of the hardware and software development paths early in the design cycle. These paths…
Expand
Highly Cited
1995
Highly Cited
1995
OO-VHDL: Object-Oriented Extensions to VHDL
S. Swamy
,
A. Molin
,
Burton M. Covnot
Computer
1995
Corpus ID: 19463264
Object-oriented extensions to hardware description languages let engineers model systems at a higher level of abstraction, thus…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE