Transaction-level modeling

Known as: Transaction-level modelling, Transaction level modeling, Transaction level modelling 
Transaction-level modeling (TLM) is a high-level approach to modeling digital systems where details of communication among modules are separated from… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Transaction Level Modeling is a widely used abstraction technique in the design of embedded systems. In this paper we compare… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2008
Highly Cited
2008
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2007
2007
Early power estimation is increasingly important in multiprocessor system-on-chip (MPSoC) architectures for a reliable design… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
2006
2006
Design flow by transaction-level (TL) prototyping has received a great deal of attention as a solution of systemon-chip… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2004
Highly Cited
2004
  • Adam Donlin
  • International Conference on Hardware/Software…
  • 2004
Transaction-level models (TLMs) address the problems of designing increasingly complex systems by raising the level of design… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2004
Highly Cited
2004
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Recently, the transaction-level modeling is widely referred to in system level design literature. However, the transactionlevel… (More)
  • figure 1
  • figure 4
  • figure 2
  • figure 5
  • figure 3
Is this relevant?
Review
2003
Review
2003
Recently, the transaction-level modeling has been widely referred to in system-level design community. However, the transaction… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2003
2003
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2002
Highly Cited
2002
System architects working on SoC design have traditionally been hampered by the lack of a cohesive methodology for architecture… (More)
  • figure 1
  • figure 2
Is this relevant?