Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,257,638 papers from all fields of science
Search
Sign In
Create Free Account
Transaction-level modeling
Known as:
Transaction-level modelling
, Transaction level modeling
, Transaction level modelling
Expand
Transaction-level modeling (TLM) is a high-level approach to modeling digital systems where details of communication among modules are separated from…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
15 relations
Electronic design automation
Electronic system-level design and verification
Event loop
Event-driven programming
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Consistent SystemC and VHDL Code Generation from State Charts for Virtual Prototyping and RTL Synthesis
Rainer Findenig
,
V. Esen
2011
Corpus ID: 26384649
In today’s hardware development, SystemC code is widely used for virtual prototyping, where an abstract system model is used to…
Expand
2010
2010
Viabilizando a simulação multi-threaded para modelos escritos em SystemC
Rodrigo Richard Cantos Faveri
,
S. Rigo
2010
Corpus ID: 61760196
SystemC e uma linguagem de desenvolvimento de sistemas de hardware como, por exemplo, os modelos arquiteturais SoC (Systems-on…
Expand
2010
2010
Interoperable testbenches using VMM TLM
A. Jafri
,
Nasib Naser
2010
Corpus ID: 18208443
SOC’s are getting larger all the time and so is the challenge to verify these designs in a short period of time. This paper…
Expand
2009
2009
High-Level System Modeling with Systemc and Tlm
Christian Widtmann
2009
Corpus ID: 201125729
2009
2009
On the Use of Dynamic Binary Instrumentation to Perform Faults Injection in Transaction Level Models
A. D. S. Farina
,
S. Prieto
2009
Corpus ID: 195718601
Transaction Level Modelling (TLM) has been widely accepted as systems modelling framework focused in system components…
Expand
2007
2007
Reactivity in SystemC Transaction-Level Models
F. Doucet
,
R. Shyamasundar
,
Ingolf Krüger
,
Saurabh Joshi
,
Rajesh K. Gupta
Haifa Verification Conference
2007
Corpus ID: 16165432
SystemC is a popular language used in modeling systemonchip implementations. To support this task at a high level of abstraction…
Expand
2006
2006
Transaction Level Modeling of Computation
R. Dömer
2006
Corpus ID: 17889820
The design of embedded computing systems faces great challenges due to the huge complexity of these systems. The design…
Expand
2006
2006
SystemC TLM Transaction Modelling and Dispatch for Active Object
M. Radetzki
Forum on Specification and Design Languages
2006
Corpus ID: 14249939
A plastic film seaming apparatus in the form of a gas fired rotary plastic film welding device for joining the edges of plastic…
Expand
2006
2006
A Systematic Transaction-level Modeling and Verification
Junhyung Um
,
Woo-Cheol Kwon
,
HoonSang Jin
,
Kyu-Myung Choi
,
J. Kong
,
Soo-Kwan Eo
2006
Corpus ID: 14993115
Design flow by transaction-level (TL) prototyping has received a great deal of attention as a solution of systemon-chip…
Expand
2003
2003
From VHDL register transfer level to SystemC transaction level modeling: a comparative case study
Ney Laert Vilar Calazans
,
Edson I. Moreno
,
Fabiano Hessel
,
Vitor M. da Rosa
,
F. Moraes
,
E. Carara
16th Symposium on Integrated Circuits and Systems…
2003
Corpus ID: 16390809
Transaction level (TL) modeling is regarded today as the next step in the direction of complex integrated circuits and systems…
Expand