Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 231,475,740 papers from all fields of science
Search
Sign In
Create Free Account
Electronic system-level design and verification
Known as:
ESL Design
, Electronic system level design
, Electronic system-level
Expand
Electronic system level (ESL) design and verification is an emerging electronic design methodology that focuses primarily on the higher abstraction…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
22 relations
Algorithm
C++
Computer hardware
Debugging
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
A Multi-Granularity Power Modeling Methodology for Embedded Processors
Young-Hwan Park
,
S. Pasricha
,
F. Kurdahi
,
N. Dutt
IEEE Transactions on Very Large Scale Integration…
2011
Corpus ID: 6849825
With power becoming a major constraint for multiprocessor embedded systems, it is becoming important for designers to…
Expand
2009
2009
ESL Models and their Application: Electronic System Level Design and Verification in Practice
B. Bailey
,
G. Martin
2009
Corpus ID: 109260455
This book arises from experience the authors have gained from years of work as industry practitioners in the field of Electronic…
Expand
2007
2007
Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints
K. Srinivasan
,
Karam S. Chatha
Integr.
2007
Corpus ID: 11861053
2006
2006
System-Level Design and Verification Concepts for Hydrogen-fueled Vehicles: Fireworthiness
R. Stephenson
2006
Corpus ID: 111351086
Safety is inherently a systems-level engineering challenge. The system design determines the placement of the storage system, the…
Expand
2006
2006
On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL
N. Bombieri
,
F. Fummi
,
G. Pravadelli
Proceedings of the Design Automation & Test in…
2006
Corpus ID: 15995849
Transaction level modeling (TLM) is becoming a usual practice for simplifying system-level design and architecture exploration…
Expand
2006
2006
Configuration and Programming of Heterogeneous Multiprocessors on a Multi-FPGA System Using TMD-MPI
Manuel Saldaña
,
Daniel Nunes
,
Emanuel Ramalho
,
P. Chow
International Conference on Reconfigurable…
2006
Corpus ID: 9891268
Recent research has shown that FPGAs have true potential to speedup demanding applications even further than what state-of-the…
Expand
2004
2004
Identifying "representative" workloads in designing MpSoC platforms for media processing
A. Maxiaguine
,
S. Chakraborty
,
Wei Tsang Ooi
2nd Workshop onEmbedded Systems for Real-Time…
2004
Corpus ID: 18135286
Workload design is a well recognized problem in the domain of microprocessor design. Different program characteristics that…
Expand
Highly Cited
2003
Highly Cited
2003
The TI OMAP™ Platform Approach to SOC
P. Cumming
2003
Corpus ID: 60417107
Platform-based design of SoC, as practiced by Texas Instruments, has two key characteristics: platforms are defined…
Expand
Highly Cited
2000
Highly Cited
2000
Operating system based software generation for systems-on-chip
D. Desmet
,
D. Verkest
,
H. Man
Proceedings - Design Automation Conference
2000
Corpus ID: 5698323
In this paper we propose a system-level design environment, aimed at System-on-Chip (SOC) designs, including real-time embedded…
Expand
2000
2000
Compilation-based software performance estimation for system level design
M. Lazarescu
,
Jwahar R. Bammi
,
Edwin A. Harcourt
,
L. Lavagno
,
M. Lajolo
Proceedings IEEE International High-Level Design…
2000
Corpus ID: 35569784
The paper addresses embedded software performance estimation. Known approaches use either behavioral simulation with timing…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE