Skip to search formSkip to main contentSkip to account menu

Systolic array

Known as: Array, SSA, Super systolic array 
In parallel computer architectures, a systolic array is a homogeneous network of tightly coupled data processing units (DPUs) called cells or nodes… 
Wikipedia (opens in a new tab)

Related topics

Related topics

49 relations
Address spaceAlgorithmAnton (computer)Array data structure

Broader (2)

Parallel computingReconfigurable computing

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2018
Highly Cited
2018
PolySA: Polyhedral-Based Systolic Array Auto-Compilation
  • J. CongJie Wang
  • IEEE/ACM International Conference on Computer…
  • 2018
  • Corpus ID: 51997145
Automatic systolic array generation has long been an interesting topic due to the need to reduce the lengthy development cycles… 
Highly Cited
2018
Highly Cited
2018
SCALE-Sim: Systolic CNN Accelerator Simulator
Systolic Arrays are one of the most popular compute substrates within Deep Learning accelerators today, as they provide extremely… 
Highly Cited
2017
Highly Cited
2017
Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs
Convolutional neural networks (CNNs) have been widely applied in many deep learning applications. In recent years, the FPGA… 
Highly Cited
1987
Highly Cited
1987
LUSTRE: a declarative language for real-time programming
LUSTRE is a synchronous data-flow language for programming systems which interact with their environments in real-time. After an… 
Highly Cited
1986
Highly Cited
1986
Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
A technique for partitioning and mapping algorithms into VLSI systolic arrays is presented in this paper. Algorithm partitioning… 
Highly Cited
1984
Highly Cited
1984
Automatic synthesis of systolic arrays from uniform recurrent equations
  • P. Quinton
  • International Symposium on Computer Architecture
  • 1984
  • Corpus ID: 16129075
We describe a systematic method for the design of systolic arrays. This method may be used for algorithms that can be expressed… 
Highly Cited
1983
Highly Cited
1983
Recursive Least-Squares Minimization Using A Systolic Array
A systolic array for performing recursive least-squares minimization is desc/ performs an orthogonal triangularization of the… 
Highly Cited
1983
Highly Cited
1983
On the design of algorithms for VLSI systolic arrays
  • D. Moldovan
  • Proceedings of the IEEE
  • 1983
  • Corpus ID: 7517251
This paper is concerned with the mapping of cyclic loop algorithms into special-purpose VLSI arrays. The mapping procedure is… 
Highly Cited
1982
Highly Cited
1982
Matrix Triangularization By Systolic Arrays
Given an n x p matrix X with p < n, matrix triangularization, or triangularization in short, is to determine an n x n nonsingular… 
Highly Cited
1982
Highly Cited
1982
Wafer-scale integration of systolic arrays
This paper describes and analyzes several algorithms for constructing systolic array networks from cells on a silicon wafer. Some… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)