Skip to search formSkip to main contentSkip to account menu
You are currently offline. Some features of the site may not work correctly.

Systolic array

Known as: Array, SSA, Super systolic array 
In parallel computer architectures, a systolic array is a homogeneous network of tightly coupled data processing units (DPUs) called cells or nodes… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
  • J. Cong, J. Wang
  • IEEE/ACM International Conference on Computer…
  • 2018
  • Corpus ID: 51997145
Automatic systolic array generation has long been an interesting topic due to the need to reduce the lengthy development cycles… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Highly Cited
2017
Highly Cited
2017
Convolutional neural networks (CNNs) have been widely applied in many deep learning applications. In recent years, the FPGA… Expand
  • figure 2
  • figure 3
  • figure 1
  • figure 4
  • table 1
Highly Cited
1989
Highly Cited
1989
The Warp machine is a linear array of ten programmable processors and is capable of executing 100 million floating-point… Expand
Highly Cited
1987
Highly Cited
1987
LUSTRE is a synchronous data-flow language for programming systems which interact with their environments in real-time. After an… Expand
  • table 1
Highly Cited
1987
Highly Cited
1987
  • A. Karp
  • Computer
  • 1987
  • Corpus ID: 5979867
In the last few years we have seen an explosion in the interest in and availability of parallel processors and a corresponding… Expand
  • figure 4
  • figure 5
  • figure 5
  • figure 7
  • figure 8
Highly Cited
1986
Highly Cited
1986
A technique for partitioning and mapping algorithms into VLSI systolic arrays is presented in this paper. Algorithm partitioning… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Highly Cited
1985
Highly Cited
1985
  • G. Li, B. Wah
  • IEEE Transactions on Computers
  • 1985
  • Corpus ID: 206623105
Conventional design of systolic arrays is based on the mapping of an algorithm onto an interconnection of processing elements in… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 6
Highly Cited
1983
Highly Cited
1983
A systolic array for performing recursive least-squares minimization is desc/ performs an orthogonal triangularization of the… Expand
Highly Cited
1983
Highly Cited
1983
  • D. Moldovan
  • Proceedings of the IEEE
  • 1983
  • Corpus ID: 7517251
This paper is concerned with the mapping of cyclic loop algorithms into special-purpose VLSI arrays. The mapping procedure is… Expand
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Highly Cited
1982
Highly Cited
1982
Given an n x p matrix X with p < n, matrix triangularization, or triangularization in short, is to determine an n x n nonsingular… Expand