Systolic array

Known as: Array, SSA, Super systolic array 
In parallel computer architectures, a systolic array is a homogeneous network of tightly coupled data processing units (DPUs) called cells or nodes… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Quantum-dot Cellular Automata (QCA) technology is a promising potential alternative to CMOS technology. To explore the… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
2008
2008
Systolic array is a well known VLSI architecture to achieve extensive parallel and pipelining computing. Many systolic designs… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2005
2005
This paper presents a new algorithm for the implementation of discrete cosine transform (DCT), based on the idea of reformulating… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • table I
Is this relevant?
2003
2003
This paper presents on eflcient systolic array fbr the computation of the Singular Value Decomposition (SVD). The proposed… (More)
  • figure 1
  • figure 2
  • figure 7
  • figure 6
  • figure 8
Is this relevant?
Highly Cited
1995
Highly Cited
1995
This paper presents a wide range of algorithms and architectures for computing the 1-D and 2-D Discrete Wavelet Transform (DWT… (More)
Is this relevant?
Highly Cited
1986
Highly Cited
1986
A technique for partitioning and mapping algorithms into VLSI systolic arrays is presented in this paper. Algorithm partitioning… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
1986
1986
We report on a compiler for Warp, a high-performance systolic array developed at Carnegie Mellon. This compiler enhances the… (More)
  • figure 2
  • figure 2-2
  • figure 3-1
  • figure 4-2
  • figure 6-1
Is this relevant?
Highly Cited
1984
Highly Cited
1984
We describe a systematic method for the design of systolic arrays. This method may be used for algorithms that can be expressed… (More)
  • figure I
  • figure 6
  • figure 5
Is this relevant?
Highly Cited
1984
Highly Cited
1984
Two systolic architectures are developed for performing the product–sum computation AB + C in the finite field GF(2m) of… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • figure 4
Is this relevant?
Highly Cited
1983
Highly Cited
1983
This paper is concerned with the mapping of cyclic loop algorithms into special-purpose VLSI arrays. The mapping procedure is… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Is this relevant?