Skip to search formSkip to main contentSkip to account menu

Subtractor

Known as: Subtracter (electronics), Full subtractor, Subtractor (electronics) 
In electronics, a subtractor can be designed using the same approach as that of an adder. The binary subtraction process is summarized below. As with… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
Adder (electronics)Adder–subtractorAdding machineKarnaugh map

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Memristor based N-bits redundant binary adder
2015
2015
Performance improvement of QPSK modem implemented in FPGA
This paper proposes a Quadrature Phase Shift Keying (QPSK) using two different methods. QPSK is one of the forms of Phase Shift… 
2015
2015
Efficient hardware design of N-point 1D-DCT for HEVC
This work presents three hardware designs for N-point 1D-DCT used in high efficient video coding standard, which were designed… 
2012
2012
Design of single precision float adder (32-bit numbers) according to IEEE 754 standard using VHDL
Projecte realitzat en el marc d'un programa de mobilitat amb la Slovenska Technicka Univerzita v Bratislave, Fakulta… 
2011
2011
Test of a majority-based reversible (quantum) 4 bits ripple-carry adder in adiabatic calculation
Quantum computing and circuits are of growing interest and so is reversible logic as it plays an important role in the synthesis… 
2010
2010
Area-Time Efficient Implementation of the Elliptic Curve Method of Factoring in Reconfigurable Hardware for Application in the Number Field Sieve
A novel portable hardware architecture of the Elliptic Curve Method of factoring, designed and optimized for application in the… 
2006
2006
Implementation of Systolic RLS Adaptive Array Using FPGA and Its Performance Evaluation
In high-speed mobile radio communication, fast weight adaptation will be required. Recent progress of VLSI technology enables the… 
2006
2006
Differential fuzzy filtering for adaptive line enhancement in spread spectrum communications
1999
1999
Semi-Custom VLSI Design and Implementation of a New Efficient RNS Division Algorithm
In this paper we introduce a new algorithm for division in residue number system, which can be applied to any moduli set… 
1998
1998
High Linearity BiCMOS Multiplier/Transconductor Structures
A new wide-input range BiCMOS analog multiplier is proposed basedon the triode and saturation region operation of the MOS… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)