Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 229,746,655 papers from all fields of science
Search
Sign In
Create Free Account
Signal edge
Known as:
Rising edge
, Falling edge
, Clock-edge
Expand
In electronics, a signal edge is a transition in a digital signal either from low to high (0 to 1) or from high to low (1 to 0). It is called an…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
10 relations
Clock signal
Flip-flop (electronics)
Intel 8253
Interrupt
Expand
Broader (1)
Digital electronics
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Robust speech recognition using temporal masking and thresholding algorithm
Chanwoo Kim
,
K. K. Chin
,
M. Bacchiani
,
R. Stern
Interspeech
2014
Corpus ID: 2416050
In this paper, we present a new dereverberation algorithm called Temporal Masking and Thresholding (TMT) to enhance the temporal…
Expand
2011
2011
Cooking Ingredient Recognition Based on the Load on a Chopping Board during Cutting
Yoko Yamakata
,
Yoshiki Tsuchimoto
,
Atsushi Hashimoto
,
Takuya Funatomi
,
Mayumi Ueda
,
M. Minoh
IEEE International Symposium on Multimedia
2011
Corpus ID: 9060429
This paper presents a method for recognizing recipe ingredients based on the load on a chopping board when ingredients are cut…
Expand
2011
2011
Fully Gravure Printed Half Adder on Plastic Foils
J. Noh
,
Sungho Kim
,
Kyunghwan Jung
,
Joonseok Kim
,
Sungho Cho
,
Gyoujin Cho
IEEE Electron Device Letters
2011
Corpus ID: 34198292
All-printed half adders will be the first step to the way of printing an arithmetic logic unit which will be further expanded to…
Expand
2009
2009
Fault Tolerant Delay Insensitive Inter-chip Communication
Yebin Shi
,
S. Furber
,
J. Garside
,
L. Plana
15th IEEE Symposium on Asynchronous Circuits and…
2009
Corpus ID: 519738
Asynchronous interconnect is a promising technology for communication systems. Delay Insensitive (DI) interconnect eliminates…
Expand
2004
2004
A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os
R. Farjad-Rad
,
A. Nguyen
,
+8 authors
Hiok-Tiaq Ng
IEEE Journal of Solid-State Circuits
2004
Corpus ID: 40437367
A 0.622-8-Gb/s clock and data recovery (CDR) circuit using injection locking for jitter suppression and phase interpolation in…
Expand
2003
2003
Application specific DRAMs Today
B. Prince
Records of the International Workshop on Memory…
2003
Corpus ID: 7306890
DRAMs have historically been high volume, standard, commodity memories. Today with many high volume applications having differing…
Expand
1995
1995
A 550 MHz 9.3 mW CMOS frequency divider
Jiin-Chuan Wu
,
Hun-Hsien Chang
International Symposium on Circuits and Systems
1995
Corpus ID: 6281160
This paper deals with the design of a high speed CMOS programmable frequency counter design. It is the heart of a frequency…
Expand
1993
1993
Evidence for Space Charge in Atomic Layer Epitaxy ZnS:Mn Alternating- Current Thin-Film Electroluminescent Devices,
A. Douglas
,
J. Wager
,
D. Morton
,
J. Koh
,
C. Høgh
1993
Corpus ID: 46159475
Electrical and optical measurements of ZnS:Mn alternating‐current thin‐film electroluminescent (ACTFEL) devices grown by atomic…
Expand
1993
1993
DETECTION TECHNOLOGY FOR IVHS
L. Klein
,
M. MacCalden
,
M. Mills
1993
Corpus ID: 107136813
A two-and-a-half year, Federal Highway Administration sponsored program was begun by Hughes Aircraft and JHK during the fall of…
Expand
Highly Cited
1987
Highly Cited
1987
Hot-carrier-induced MOSFET degradation under AC stress
J. Choi
,
P. Ko
,
Chenming Hu
IEEE Electron Device Letters
1987
Corpus ID: 8664942
The effects of gate and drain voltage waveforms on the hot-carrier-induced MOSFET degradation are studied. Drain votage…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE