Skip to search formSkip to main contentSkip to account menu

Shift register

Known as: 74HC595, SR, Shift registers 
In digital circuits, a shift register is a cascade of flip flops, sharing the same clock, in which the output of each flip-flop is connected to the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
16550 UART74181ADM-3AARINC 429

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2009
Highly Cited
2009
Self-Routing Denial-of-Service Resistant Capabilities Using In-packet Bloom Filters
In this paper, we propose and analyze an in-packet Bloom-filter-based source-routing architecture resistant to Distributed Denial… 
2007
2007
The Design and Implementation of the Massively Parallel Processor Based on the Matrix Architecture
This paper describes the design and implementation of the massively parallel processor based on the matrix architecture which is… 
2007
2007
High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function
High-speed and low area hardware architectures of the Whirlpool hash function are presented in this paper. A full Look-up Table… 
2005
2005
Real-Time Software Receiver Tracking of GPS L2 Civilian Signals using a Hardware Simulator
A dual-frequency civilian L1/L2 GPS receiver has been tested that runs 12 tracking channels in real time using a software… 
2004
2004
Concatenation of Hamming Codes and Accumulator Codes with High-Order Modulations for High-Speed Decoding
We propose a concatenated code structure combined with high-order modulations suitable for implementation with iterative decoders… 
2000
2000
Cryptanalysis of three mutually clock-controlled stop/go shift registers
A binary stream cipher consisting of three short linear-feedback shift registers (LFSRs) of total length 64 that are mutually… 
1994
1994
Amorphous silicon shift register for addressing output drivers
An amorphous silicon (a-Si) shift register is described. By integrating this shift register design with an array of a-Si drivers… 
1989
1989
A Decomposition Approach for Testing Large Analog Networks*
This article presents an efficient method for testing large scale analog and mixed mode networks. Test equations are derived lbr… 
1985
1985
On the Linear Complexity of Combined Shift Register Sequences
Many proposed keystream generators consist of a number of binary maximum length shift registers combined by a nonlinear binary… 
1965
1965
Minimal Shift-Register Realizations of Sequential Machines
This paper is concerned with the problem of mechanizing synchronous sequential machines with the least number of shift registers…