Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 228,397,760 papers from all fields of science
Search
Sign In
Create Free Account
Shift register
Known as:
74HC595
, SR
, Shift registers
In digital circuits, a shift register is a cascade of flip flops, sharing the same clock, in which the output of each flip-flop is connected to the…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
16550 UART
74181
ADM-3A
ARINC 429
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
Total Dose and Transient Response of SiGe HBTs from a New 4th-Generation, 90 nm SiGe BiCMOS Technology
N. Lourenco
,
R. Schmid
,
+16 authors
V. Kaushal
IEEE Radiation Effects Data Workshop
2012
Corpus ID: 8084902
The total ionizing dose and laser-induced transient response of a new 4th generation 90 nm IBM SiGe 9HP technology are…
Expand
Highly Cited
2011
Highly Cited
2011
FPGA-based architecture for real time segmentation and denoising of HD video
M. Genovese
,
E. Napoli
Journal of Real-Time Image Processing
2011
Corpus ID: 402233
The identification of moving objects is a basic step in computer vision. The identification begins with the segmentation and is…
Expand
Highly Cited
2009
Highly Cited
2009
Self-Routing Denial-of-Service Resistant Capabilities Using In-packet Bloom Filters
Christian Esteve Rothenberg
,
P. Jokela
,
P. Nikander
,
M. Sarela
,
J. Ylitalo
European Conference on Computer Network Defense
2009
Corpus ID: 15761064
In this paper, we propose and analyze an in-packet Bloom-filter-based source-routing architecture resistant to Distributed Denial…
Expand
2007
2007
The Design and Implementation of the Massively Parallel Processor Based on the Matrix Architecture
H. Noda
,
M. Nakajima
,
+12 authors
Toru Shimizu
IEEE Journal of Solid-State Circuits
2007
Corpus ID: 43656055
This paper describes the design and implementation of the massively parallel processor based on the matrix architecture which is…
Expand
2006
2006
Joint Prediction Algorithm and Architecture for Stereo Video Hybrid Coding Systems
Li-Fu Ding
,
Shao-Yi Chien
,
Liang-Gee Chen
IEEE transactions on circuits and systems for…
2006
Corpus ID: 18867253
3-D video will be the most prominent video technology in the next generation. Among the 3-D video technologies, stereo video…
Expand
Highly Cited
2005
Highly Cited
2005
Real-time FPGA implementation of Hough Transform using gradient and CORDIC algorithm
S. M. Karabernou
,
Fayçal Terranti
Image and Vision Computing
2005
Corpus ID: 1408319
2002
2002
Designing self-checking FPGAs through error detection codes
C. Bolchini
,
F. Salice
,
D. Sciuto
17th IEEE International Symposium on Defect and…
2002
Corpus ID: 30101490
Presents an approach for adapting sound techniques for designing Totally Self-Checking (TSC) combinational circuits based on…
Expand
1988
1988
Clock-controlled shift registers in binary sequence generators
W. G. Chambers
1988
Corpus ID: 222259727
Cryptographic binary sequence generators are discussed in which a linear feedback shift register is clock controlled in a…
Expand
1987
1987
Josephson 8-bit shift register
N. Fujimaki
,
S. Kotani
,
T. Imamura
,
S. Hasuo
1987
Corpus ID: 62547909
A Josephson 8-bit shift register for use in Josephson computers and signal processors is described. The gates used in the circuit…
Expand
1985
1985
On the Linear Complexity of Combined Shift Register Sequences
Lennart Brynielsson
International Conference on the Theory and…
1985
Corpus ID: 10645675
Many proposed keystream generators consist of a number of binary maximum length shift registers combined by a nonlinear binary…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE
or Only Accept Required