Skip to search formSkip to main contentSkip to account menu

Shift register

Known as: 74HC595, SR, Shift registers 
In digital circuits, a shift register is a cascade of flip flops, sharing the same clock, in which the output of each flip-flop is connected to the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
16550 UART74181ADM-3AARINC 429

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2012
Highly Cited
2012
Simulation and Experiment of a Compact Wideband 90$^{\circ}$ Differential Phase Shifter
A compact wideband 90° differential phase shifter is developed by modifying ports termination in the Abbosh phase-shifter… 
Highly Cited
2011
Highly Cited
2011
FPGA-based architecture for real time segmentation and denoising of HD video
The identification of moving objects is a basic step in computer vision. The identification begins with the segmentation and is… 
Highly Cited
2009
Highly Cited
2009
Self-Routing Denial-of-Service Resistant Capabilities Using In-packet Bloom Filters
In this paper, we propose and analyze an in-packet Bloom-filter-based source-routing architecture resistant to Distributed Denial… 
2007
2007
The Design and Implementation of the Massively Parallel Processor Based on the Matrix Architecture
This paper describes the design and implementation of the massively parallel processor based on the matrix architecture which is… 
2006
2006
Joint Prediction Algorithm and Architecture for Stereo Video Hybrid Coding Systems
3-D video will be the most prominent video technology in the next generation. Among the 3-D video technologies, stereo video… 
Highly Cited
2005
Highly Cited
2005
Real-time FPGA implementation of Hough Transform using gradient and CORDIC algorithm
2002
2002
Designing self-checking FPGAs through error detection codes
Presents an approach for adapting sound techniques for designing Totally Self-Checking (TSC) combinational circuits based on… 
1987
1987
Josephson 8-bit shift register
A Josephson 8-bit shift register for use in Josephson computers and signal processors is described. The gates used in the circuit… 
Highly Cited
1973
Highly Cited
1973
The architecture of CASSM: A cellular system for non-numeric processing
This paper presents the architecture of a context-addressed cellular system for non-numeric information processing, using an… 
Highly Cited
1971
Highly Cited
1971
Derivation of Minimum Test Sets for Unate Logical Circuits
A derivation of test sets S<inf>0</inf>and S<inf>1</inf>for irredundant unate logical circuits is presented. It is shown that… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)