Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,215,472 papers from all fields of science
Search
Sign In
Create Free Account
Phase-locked loop
Known as:
Digital phase-locked loop
, Phase-locked synchronization circuit
, Phase-Lock Loop
Expand
A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
Atomic-force microscopy
Carrier recovery
Charge pump
Comb generator
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
Fast lock scheme for phase-locked loops
Amir Bashir
,
Jing Li
,
+4 authors
Z. Mohammed
IEEE Custom Integrated Circuits Conference
2009
Corpus ID: 16260874
This paper describes a fast lock scheme for phaselocked loops (PLLs). The proposed scheme utilizes mostly digital logic and…
Expand
2008
2008
General method for phase-locked loop filter analysis and design
A. Carlosena
,
A. M. Lázaro
IET Circuits Devices Syst.
2008
Corpus ID: 36277587
The analysis and design of high-order phase-locked loops (PLLs) is difficult. A novel approach is presented which allows high…
Expand
Highly Cited
2005
Highly Cited
2005
A fully integrated BiCMOS PLL for 60 GHz wireless applications
W. Winkler
,
J. Borngraber
,
B. Heinemann
,
F. Herzel
ISSCC. IEEE International Digest of Technical…
2005
Corpus ID: 12133379
An integrated PLL aimed at wireless transceivers in the unlicensed band from 59GHz to 64GHz is described. The PLL was fabricated…
Expand
Highly Cited
2001
Highly Cited
2001
A 22 mW Bluetooth RF transceiver with direct RF modulation and on-chip IF filtering
Norman M. Filiol
,
N. Birkett
,
+15 authors
T. Varelas
IEEE International Solid-State Circuits…
2001
Corpus ID: 5324764
A +2 dBm Bluetooth transceiver in 0.5 /spl mu/m SiGe BiCMOS consumes 22 mW at 2 V. The transmitter uses a /spl Delta//spl Sigma…
Expand
2001
2001
Discrete z-domain analysis of high order phase locked loops
Jing-Hui Lu
,
Bernard Grung
,
Stephen Anderson
,
S. Rokhsaz
ISCAS . The IEEE International Symposium on…
2001
Corpus ID: 17355984
Jitter transfer analysis using discrete z-domain transfer functions of a high order giga-bit rate phase locked loop (PLL) is…
Expand
Highly Cited
1999
Highly Cited
1999
Demonstration of a photonically controlled RF phase shifter
Sang-Shin Lee
,
A. Udupa
,
+9 authors
H. Fetterman
1999
Corpus ID: 62820150
Integrated photonic radio frequency (RF) phase shifters with dc voltage control have been realized using a nested dual Mach…
Expand
1998
1998
A 150-MHz translinear phase-locked loop
A. Payne
,
A. Thanachayanont
,
C. Papavassilliou
1998
Corpus ID: 11938068
This paper describes the design and implementation of a current-mode phase-locked loop (PLL) using static and dynamic (log-domain…
Expand
1989
1989
Digital phase-locked loop with jitter bounded
S. M. Walters
,
T. Troudet
1989
Corpus ID: 110862442
A design of an all-digital phase-locked loop (DPLL) with direct frequency synthesis is proposed for generating signals that…
Expand
1984
1984
Cross-Coupled Phase-Locked Loop with Closed Loop Amplitude Control
Y. Bar-Ness
,
F. Cassara
,
H. Schachter
,
R. Difazio
IEEE Transactions on Communications
1984
Corpus ID: 31683875
In this work a new version of the cross-coupled phaselocked loop (CCPLL) interference canceller is presented. This detector…
Expand
1968
1968
Cycle Slipping in a First-Order Phase-Locked Loop
D. Hess
1968
Corpus ID: 61522893
In this paper a model for a carrier plus narrowband noise is presented, and with its aid the expected number of cycle slipping…
Expand