Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,360,339 papers from all fields of science
Search
Sign In
Create Free Account
Phase-locked loop
Known as:
Digital phase-locked loop
, Phase-locked synchronization circuit
, Phase-Lock Loop
Expand
A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
Atomic-force microscopy
Carrier recovery
Charge pump
Comb generator
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2008
Highly Cited
2008
Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL
Kevin J. Wang
,
A. Swaminathan
,
I. Galton
IEEE International Solid-State Circuits…
2008
Corpus ID: 11691150
This paper describes a fractional-N PLL IC based on a new digital quantizer that replaces the DeltaSigma modulator (DeltaSigmaM…
Expand
2006
2006
Phase-Locked Loop Design Fundamentals
Garth Nash
2006
Corpus ID: 264204379
The fundamental design concepts for phase-locked loops implemented with integrated circuits are outlined. The necessary equations…
Expand
Highly Cited
2005
Highly Cited
2005
A direct-conversion receiver for DVB-H
Patrick Antoine
,
Philippe Bauser
,
+12 authors
Cao-Thong Tu
ISSCC. IEEE International Digest of Technical…
2005
Corpus ID: 62778860
A 240mW direct-conversion DVB-H receiver in a 0.35 /spl mu/m BiCMOS process is presented. The receiver covers UHF bands IV and V…
Expand
1996
1996
Special section on phase-locked loop techniques
Mao-Fu Lai
,
M. Nakano
IEEE transactions on industrial electronics…
1996
Corpus ID: 29494798
In this issue, a special section on phase-locked loop (PLL) techniques has been organized. This special section was motivated by…
Expand
1994
1994
A 6 GHz 68 mW BiCMOS phase-locked loop
B. Razavi
,
J. Sung
IEEE J. Solid State Circuits
1994
Corpus ID: 61169564
The design of a 6 GHz fully monolithic phase-locked loop fabricated in a 1 /spl mu/m, 20 GHz BiCMOS technology is described. The…
Expand
Highly Cited
1989
Highly Cited
1989
All digital phase-locked loop: concepts, design and applications
Y. Shayan
,
T. Le-Ngoc
1989
Corpus ID: 56705606
The concepts of an all digital phase-locked loop (DPLL), which contains a purely digital phase detector, loop filter and voltage…
Expand
Highly Cited
1989
Highly Cited
1989
Nonlinear dynamics of a digital phase locked loop
G. Bernstein
,
M. Liberman
,
A. Lichtenberg
IEEE Transactions on Communications
1989
Corpus ID: 32834559
A second-order digital phase-locked loop may exhibit unusual behavior for some parameters due to a fractal boundary between the…
Expand
1984
1984
Cross-Coupled Phase-Locked Loop with Closed Loop Amplitude Control
Y. Bar-Ness
,
F. Cassara
,
H. Schachter
,
R. Difazio
IEEE Transactions on Communications
1984
Corpus ID: 31683875
In this work a new version of the cross-coupled phaselocked loop (CCPLL) interference canceller is presented. This detector…
Expand
1977
1977
Heterodyne Phase Locked Loops - Revisited
B. Biswas
,
P. Banerjee
,
A. Bhattacharya
IEEE Transactions on Communications
1977
Corpus ID: 51634651
A heterodyne phase locked loop has been studied in detail with particular emphasis on the spurious mode of locking called False…
Expand
1975
1975
A Phase-Locked Loop Motor Control System
D. Smithgall
IEEE Transactions on Industrial Electronics and…
1975
Corpus ID: 41629821
This paper describes a motor control circuit for a dc motor using phase-locked loop techniques. The purpose of such a control…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE