Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 230,878,370 papers from all fields of science
Search
Sign In
Create Free Account
Phase detector
Known as:
Phase comparator
A phase detector or phase comparator is a frequency mixer, analog multiplier or logic circuit that generates a voltage signal which represents the…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
24 relations
Analog multiplier
Analog-to-digital converter
Carrier recovery
Charge pump
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2011
Highly Cited
2011
Graphene Ambipolar Multiplier Phase Detector
Xuebei Yang
,
Guanxiong Liu
,
Masoud Rostami
,
A. A. Balandin
,
K. Mohanram
IEEE Electron Device Letters
2011
Corpus ID: 14778936
We report the experimental demonstration of a multiplier phase detector implemented with a single top-gated graphene transistor…
Expand
2010
2010
The Even/Odd Synchronizer: A Fast, All-Digital, Periodic Synchronizer
W. Dally
,
S. Tell
IEEE Symposium on Asynchronous Circuits and…
2010
Corpus ID: 23038789
We describe an all-digital synchronizer that moves multi-bit signals between two periodic clock domains with an average delay of…
Expand
2009
2009
Design and Measurement of a CT $\Delta\Sigma$ ADC With Switched-Capacitor Switched-Resistor Feedback
Martin Anderson
,
Lars Sundström
IEEE Journal of Solid-State Circuits
2009
Corpus ID: 41986742
The performance of traditional continuous-time (CT) delta-sigma (DeltaSigma) analog-to-digital converters (ADCs) is limited by…
Expand
2009
2009
Design and Measurement of a CT � ADC With Switched-Capacitor Switched-Resistor Feedback
Martin Anderson
,
Lars Sundström
2009
Corpus ID: 14851592
The performance of traditional continuous-time (CT) delta-sigma analog-to-digital converters (ADCs) is limited by their large…
Expand
2004
2004
A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs
Y. Jeon
,
J. Lee
,
+4 authors
Hong-June Park
IEEE Journal of Solid-State Circuits
2004
Corpus ID: 45190075
The conventional register-controlled delay locked loop (RCDLL) with a single delay line requires a complex logic circuit…
Expand
2003
2003
Optimization of dual layer phoswich detector consisting of LSO and LuYAP for small animal PET
Y. Chung
,
Yong Choi
,
G. Cho
,
Y. Choe
,
Kyung-Han Lee
,
Byung‐Tae Kim
IEEE Nuclear Science Symposium Conference Record
2003
Corpus ID: 21945342
Dual layer scintillators for small animal PET have been developed to measure the depth of interaction and to improve resolution…
Expand
1997
1997
Digital pulse interval modulation for optical communication systems
E. Kaluarachchi
1997
Corpus ID: 58954517
Pulse time modulation (PTM) techniques have drawn considerable attention over the years as suitable schemes for transmission of…
Expand
1995
1995
Picosecond-accuracy all-optical bit phase sensing using a nonlinear optical loop mirror
K. Hall
,
K. Rauschenbach
,
E. Swanson
,
S. Chinn
,
G. Raybon
IEEE Photonics Technology Letters
1995
Corpus ID: 43523966
We demonstrate picosecond-accuracy bit phase comparison using a nonlinear optical loop mirror. We use this all-optical bit phase…
Expand
Highly Cited
1991
Highly Cited
1991
375‐GHz‐bandwidth photoconductive detector
Y. Chen
,
S. Williamson
,
T. Brock
,
F. Smith
,
A. Calawa
1991
Corpus ID: 45244843
We report the development of a new, integrable photoconductive detector, based on low‐temperature‐grown GaAs, that has a response…
Expand
1971
1971
Generalized Phase Comparators for Improved Phase-Locked Loop Acquisition
J. Oberst
1971
Corpus ID: 57581866
Phase-locked loops (PLL) with pulse-type (sawtooth) phase comparators find many applications in digital transmission systems. In…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE