Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 235,272,701 papers from all fields of science
Search
Sign In
Create Free Account
PCell
Known as:
Parameterized cell
PCell stands for parameterized cell, a concept used widely in the automated design of analog integrated circuits. A PCell represents a part or a…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
9 relations
Analogue electronics
Electronic design automation
Graphical user interface
Integrated circuit
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
A Hybrid Process Design Kit: Towards Integrating CMOS and III-V Devices
D. Antoniadis
,
S. B. Chiah
,
E. Fitzgerald
,
Lee K.E.K.
,
C. Y. Ng
,
X. Zhou
2016
Corpus ID: 196188692
A hybrid process design kit (PDK) for novel integrated circuits incorporating high performance compound semiconductor (CS…
Expand
2013
2013
Performance-driven SRAM macro design with parameterized cell considering layout-dependent effects
Yu Zhang
,
Gong Chen
,
Qing Dong
,
Mingyu Li
,
S. Nakatake
IEEE/IFIP International Conference on Very Large…
2013
Corpus ID: 9856836
In nano-scale process, shallow trench isolation (STI) stress and well proximity effect (WPE) affect the threshold voltage of…
Expand
2012
2012
Uplink Control for Low Latency HARQ in TDD Carrier Aggregation
Yang Lu
,
L. Liu
,
Mingju Li
,
Lan Chen
IEEE Vehicular Technology Conference
2012
Corpus ID: 24912164
A higher data rate and lower latency are two main features of Long Term Evolution Advanced (LTE-A). In order to support a higher…
Expand
2012
2012
Parameterized Cell Based SRAM Compiler
Ajay Kallianpur
2012
Corpus ID: 61727733
2010
2010
11th Int'l Symposium on Quality Electronic Design 2010
Göran Jerke
,
J. Lienig
2010
Corpus ID: 51821391
Excessive current density within interconnects is a major concern for IC designers, which if not effectively mitigated leads to…
Expand
2009
2009
A p-cell approach to integer gate sizing
Uday Doddannagari
2009
Corpus ID: 112225816
A P-cell Approach to Integer Gate Sizing. (December 2007) Uday Doddannagari, B.E(Hons.), Birla Institute of Technology & Science…
Expand
Review
2004
Review
2004
Design of CMOS MEMS based on mechanical resonators using a RF simulation approach
L. Latorre
,
V. Beroulle
,
P. Nouet
IEEE Transactions on Computer-Aided Design of…
2004
Corpus ID: 13318204
This paper, which is mostly tutorial in nature, deals with the design of CMOS microelectromechanical systems MEMS using standard…
Expand
2002
2002
SCHEMATIC PCELL IMPLEMENTATION IN VIRTUOSO® PLATFORM
Raja Mitra rmitra
2002
Corpus ID: 32607674
Analog designers need compact and efficient libraries in custom IC design. This paper describes an approach to reduce the number…
Expand
1989
1989
Built in self test of the Macrolan chip
R. Illman
,
S. Clarke
Proceedings. 'Meeting the Tests of Time…
1989
Corpus ID: 46031317
The authors describe the experience of implementing self-test in the medium access controller (MAC) chip for the Macrolan…
Expand
1985
1985
Layla: A VLSI Layout Language
Warren E. Cory
22nd ACM/IEEE Design Automation Conference
1985
Corpus ID: 586880
This paper describes Layla, a Pascal-based hardware description language for the specification of VLSI layouts. The primary…
Expand