Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,846,071 papers from all fields of science
Search
Sign In
Create Free Account
Operand isolation
In electronic low power digital synchronous circuit design, operand isolation is a technique for minimizing the energy overhead associated with…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
4 relations
AND gate
Clock gating
Pipeline (computing)
Synchronous circuit
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
ASIC implemented MicroBlaze-based Coprocessor for Data Stream Management Systems
L. Balasubramanian
2020
Corpus ID: 218914771
The drastic increase in Internet usage demands the need for processing data in real time with higher efficiency than ever before…
Expand
2011
2011
EVALUATION OF LOW POWER DESIGN TECHNIQUES ON AN MPEG 2 VIDEO DECODER PLATFORM
Y. Ju
2011
Corpus ID: 18889674
In this paper, we discuss the design and evaluation of low-power optimization techniques on an industrialstrength MPEG-2 SoC…
Expand
2011
2011
Efficient Evaluation of Power/Area/Latency Design Trade-Offs for Coarse-Grained Reconfigurable Processor Arrays
D. Kissler
,
Frank Hannig
,
J. Teich
Journal of Low Power Electronics
2011
Corpus ID: 1859365
The presented evaluation framework allows extremely fast but still accurate power, area, and latency characterization of…
Expand
2011
2011
Design of a Floating-point Fixed-point Fused FALU
Yang Liang
2011
Corpus ID: 63605609
ALU is the key functional unit of modern CPU and DSP.This paper introduced a Floating-point Fixed-point fused FALU,Through…
Expand
2010
2010
System level simulation guided approach to improve the efficacy of clock-gating
Sumit Ahuja
,
Wei Zhang
,
S. Shukla
High Level Design Validation and Test Workshop
2010
Corpus ID: 2939838
Clock-gating is a well known technique to reduce dynamic power consumption of a hardware design. In any clock-gating based power…
Expand
2009
2009
LOW-POWER DESIGN OF DIGITAL SIGNAL PROCESSING BLOCK FOR INTEGRATED POWER METER
B. C
,
M. D. c
,
Predrag Petkovi ć
,
Elektronski Fakultet
,
Niš
2009
Corpus ID: 44166904
– The paper considers the architecture and low power design aspects of the digital signal processing block (DSP) embedded into a…
Expand
2007
2007
Low Power Circuit Architecture of AES Crypto Module for Wireless Sensor Network
Mooseop Kim
,
Ju-Han Kim
,
Yong-je Choi
2007
Corpus ID: 10910298
— Recently, much research has been conducted for security for wireless sensor networks and ubiquitous computing. Security issues…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE