Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,741,289 papers from all fields of science
Search
Sign In
Create Free Account
Nehalem (microarchitecture)
Known as:
Westmere (CPU)
, Nehalem (processor)
, Nehalem
Expand
Nehalem /nəˈheɪləm/ is the codename for an Intel processor microarchitecture, which is the successor to the older Core microarchitecture. A preview…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
Advanced Programmable Interrupt Controller
BLAS
CPU cache
Centrino
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Performance Evaluation of the Intel Sandy Bridge Based NASA Pleiades Using Scientific and Engineering Applications
S. Saini
,
Johnny Chang
,
Haoqiang Jin
PMBS@SC
2013
Corpus ID: 630513
We present a performance evaluation of Pleiades based on the Intel Xeon E5-2670 processor, a fourth-generation eight-core Sandy…
Expand
2013
2013
Fast and memory-efficient minimum spanning tree on the GPU
Scott Rostrup
,
S. Srivastava
,
K. Singhal
Int. J. Comput. Sci. Eng.
2013
Corpus ID: 31294342
The GPU is an efficient accelerator for regular data-parallel workloads, but GPU acceleration is more difficult for graph…
Expand
2013
2013
A Study of the Behavior of Synchronization Methods in Commonly Used Languages and Systems
Daniel Cederman
,
Bapi Chatterjee
,
Nhan Nguyen Dang
,
Y. Nikolakopoulos
,
M. Papatriantafilou
,
P. Tsigas
IEEE 27th International Symposium on Parallel and…
2013
Corpus ID: 5981991
Synchronization is a central issue in concurrency and plays an important role in the behavior and performance of modern…
Expand
Highly Cited
2011
Highly Cited
2011
Parallel-vector algorithms for particle simulations on shared-memory multiprocessors
D. Nishiura
,
H. Sakaguchi
Journal of Computational Physics
2011
Corpus ID: 27887677
2010
2010
Performance of multi-process and multi-thread processing on multi-core SMT processors
H. Inoue
,
T. Nakatani
IEEE International Symposium on Workload…
2010
Corpus ID: 6667898
Many modern high-performance processors support multiple hardware threads in the form of multiple cores and SMT (Simultaneous…
Expand
2009
2009
Performance evaluation of NEC SX-9 using real science and engineering applications
Takashi Soga
,
A. Musa
,
+5 authors
Hiroaki Kobayashi
Proceedings of the Conference on High Performance…
2009
Corpus ID: 17573863
This paper describes a new-generation vector parallel supercomputer, NEC SX-9 system. The SX-9 processor has an outstanding core…
Expand
2009
2009
Nahalem-EX CPU architecture
Sailesh Kottapalli
,
Jeff Baxter
IEEE Hot Chips Symposium
2009
Corpus ID: 11201432
Presents a collection of slides covering the following topics: Nehalem-EX CPU architecture; processor architecture; CPU dataflow…
Expand
2009
2009
The Intel AES Instructions Set and the SHA-3 Candidates
R. Benadjila
,
O. Billet
,
S. Gueron
,
M. Robshaw
International Conference on the Theory and…
2009
Corpus ID: 42860904
The search for SHA-3 is now well-underway and the 51 submissions accepted for the first round reflected a wide variety of design…
Expand
1989
1989
On the category Supralaryngeal
G. K. Iverson
Phonology
1989
Corpus ID: 62159419
In this essay I suggest that the conventional bifurcation of geometrically organised feature bundles into ‘Laryngeal’ and…
Expand
1987
1987
On defining the intonational phrase: evidence from Slave
K. Rice
Phonology
1987
Corpus ID: 61090198
Syntactic juncture has been a topic of interest in phonological theory in recent years. One major issue addressed in the study of…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE