Nahalem-EX CPU architecture

@article{Kottapalli2009NahalemEXCA,
  title={Nahalem-EX CPU architecture},
  author={Sailesh Kottapalli and Jeff Baxter},
  journal={2009 IEEE Hot Chips 21 Symposium (HCS)},
  year={2009},
  pages={1-19}
}
Presents a collection of slides covering the following topics: Nehalem-EX CPU architecture; processor architecture; CPU dataflow; last level cache; system agent; coherence agent; memory controller; and system interconnect. 

Citations

Publications citing this paper.
SHOWING 1-10 OF 19 CITATIONS

On the memory system requirements of future scientific applications: Four case-studies

  • 2011 IEEE International Symposium on Workload Characterization (IISWC)
  • 2011
VIEW 2 EXCERPTS
HIGHLY INFLUENCED

Power and performance aware memory-controller voting mechanism

  • 2018 19th International Symposium on Quality Electronic Design (ISQED)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

A Fast System-Level Design Methodology for Heterogeneous Multi-Core Processors Using Emerging Technologies

  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems
  • 2015
VIEW 1 EXCERPT