Skip to search formSkip to main contentSkip to account menu

Memory bus

Known as: RAM bus 
The memory bus is the computer bus which connects the main memory to the memory controller in computer systems. Originally, general-purpose buses… 
Wikipedia (opens in a new tab)

Related topics

Related topics

28 relations
AMD Radeon 400 seriesATI Radeon R200 seriesAddress busAlpha 21064

Broader (1)

Motherboard

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Point-to-Point System Design : Layout and Routing Tips for LPDDR 2 and LPDDR 3 Devices
  • 2014
  • Corpus ID: 10965143
Introduction LPDDR2 and LPDDR3 devices require a well-designed environment, package, and PCB to support today’s high-speed/low… 
2013
2013
RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data
Many programs initialize or copy large amounts of memory data. Initialization and copying are forms of memory operations that do… 
2013
2013
Accuracy and performance analysis of Harris Corner computation on tightly-coupled processor arrays
Nowadays, computer vision algorithms have countless application domains. On the one hand, these algorithms are typically… 
2012
2012
The parallelization of binary decision diagram operations for model checking
2012
2012
The Memory Bus Considered Harmful
The implications of flexible communication have been farreaching and pervasive. Given the current status of amphibious symmetries… 
2009
2009
Characterizing Application Performance Sensitivity to R esource Contention in Multicore Architectures
Contention for shared resources in the memory hierarchy can have a profound effect on the performance of applications running on… 
2008
2008
Fine tuning matrix multiplications on multicore
Multicore systems are becoming ubiquituous in scientificcomputing. As performance libraries are adapted to such systems… 
2007
2007
Shared Virtual Memory Across SMP Nodes Using Automatic Update: Protocols and Performance
As the workstation market moves form single processor to small-scale shared memory multiprocessors, it is very attractive to… 
1996
1996
Characterizing Shared Memory and Communication Performance : A Case Study of the Convex SPP – 1000
The objective of this paper is to develop models that characterize the memory and communication performance of shared-memory… 
1982
1982
Bounds on Bus and Memory Interference in a class of Multiple Bus Multiprocessor Systems
BUS AND CACHE MEMORY ORGANIZATIONS FOR MULTIPROCESSORS by Donald Charles Winsor Chairman: Trevor Mudge The single shared bus… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)