Skip to search formSkip to main contentSkip to account menu

Memory bus

Known as: RAM bus 
The memory bus is the computer bus which connects the main memory to the memory controller in computer systems. Originally, general-purpose buses… 
Wikipedia (opens in a new tab)

Related topics

Related topics

28 relations
AMD Radeon 400 seriesATI Radeon R200 seriesAddress busAlpha 21064

Broader (1)

Motherboard

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data
Many programs initialize or copy large amounts of memory data. Initialization and copying are forms of memory operations that do… 
2013
2013
Graphics processing unit acceleration of the red/black SOR method
This work presents our strategy, applied optimizations and results in our effort to exploit the computational capabilities of… 
2010
2010
Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems
Contention on the memory bus in COTS based multicore systems is becoming a major determining factor of the execution time of a… 
2009
2009
Characterizing Application Performance Sensitivity to R esource Contention in Multicore Architectures
Contention for shared resources in the memory hierarchy can have a profound effect on the performance of applications running on… 
2007
2007
Parametric Performance Contracts for Software Components with Concurrent Behaviour
2006
2006
Loosely Coupled TCP Acceleration Architecture
We present a novel approach for scalable network acceleration. The architecture uses limited hardware support and preserves… 
2006
2006
A low-cost memory remapping scheme for address bus protection
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can… 
Highly Cited
2001
Highly Cited
2001
Pilchard — a reconfigurable computing platform with memory slot interface
A reconfigurable computing development environment called Pilchard, employing a field programmable gate array (FPGA) which plugs… 
1999
1999
Two High-Bandwidth Memory Bus Structures
The authors evaluate two next-generation memory bus architectures approximating SLDRAM and Direct Rambus. Quantifying sources of… 
1998
1998
Making Network Interfaces Less Peripheral
A barrier to delivering improvements in network bandwidth and latency to users is the network interface (NI), which connects a… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)