Memory bus

Known as: RAM bus 
The memory bus is the computer bus which connects the main memory to the memory controller in computer systems. Originally, general-purpose buses… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1967-2018
0102019672018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
A practically feasible low-overhead hardware design that provides strong defenses against memory bus side channel remains elusive… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2015
2015
Smartphones and tablets are easily lost or stolen. This makes them susceptible to an inexpensive class of memory attacks, such as… (More)
  • table 1
  • table 2
  • table 3
  • figure 1
  • table 4
Is this relevant?
2013
2013
Researchers continue to find side channels present in cloud infrastructure which threaten virtual machine (VM) isolation… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
Is this relevant?
2012
2012
A new memory bus concept that has the potential to dramatically improve double data rate (DDR) memory speed is presented. The… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
Highly Cited
2011
Highly Cited
2011
This paper considers the problem of how to implement a file system on Storage Class Memory (SCM), that is directly connected to… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Read and write requests from a processor contend for the main emory data bus. System performance depends heavily on when read… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2008
2008
Unencrypted data appearing on the processor-memory bus can result in security violations, e.g., allowing attackers to gather keys… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • figure 4
Is this relevant?
2000
2000
Main memory is typically significantly slower than the processors that use it. Such slow memory is then amortized by fast caches… (More)
  • figure 1
Is this relevant?
2000
2000
Low energy consumption is becoming the primary design consideration for battery-operated and portable embedded systems , such as… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1997
Highly Cited
1997
onventional DRAM architectures have reached their practical upper limit in operating frequency and bus width. Mass-market CPUs… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?