Author pages are created from data sourced from our academic publisher partnerships and public sources.
- Publications
- Influence
Base-delta-immediate compression: Practical data compression for on-chip caches
- Gennady Pekhimenko, Vivek Seshadri, O. Mutlu, Phillip B. Gibbons, Michael A. Kozuch, T. Mowry
- Computer Science
- 21st International Conference on Parallel…
- 19 September 2012
TLDR
Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology
- Vivek Seshadri, Donghyuk Lee, +7 authors T. Mowry
- Computer Science
- 50th Annual IEEE/ACM International Symposium on…
- 14 October 2017
Many important applications trigger bulk bitwise operations, i.e., bitwise operations on large bit vectors. In fact, recent works design techniques that exploit fast bulk bitwise operations to… Expand
A scalable approach to thread-level speculation
- J. Steffan, Christopher B. Colohan, Antonia Zhai, T. Mowry
- Computer Science
- Proceedings of 27th International Symposium on…
- 1 May 2000
TLDR
The potential for using thread-level data speculation to facilitate automatic parallelization
- J. Steffan, T. Mowry
- Computer Science
- Proceedings Fourth International Symposium on…
- 31 January 1998
TLDR
Compiler-based prefetching for recursive data structures
- Chi-Keung Luk, T. Mowry
- Computer Science
- ASPLOS VII
- 1 October 1996
TLDR
Design and evaluation of a compiler algorithm for prefetching
TLDR
Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes
As multiprocessors are scaled beyond single bus systems, there is renewed interest in directory-based cache coherence schemes. These schemes rely on a directory to keep track of all processors… Expand
RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization
- Vivek Seshadri, Yoongu Kim, +8 authors T. Mowry
- Computer Science
- 46th Annual IEEE/ACM International Symposium on…
- 7 December 2013
TLDR
Flexible Hardware Acceleration for Instruction-Grain Program Monitoring
- S. Chen, Michael A. Kozuch, +7 authors E. Vlachos
- Computer Science
- International Symposium on Computer Architecture
- 1 June 2008
TLDR
Linearly compressed pages: A low-complexity, low-latency main memory compression framework
- Gennady Pekhimenko, Vivek Seshadri, +5 authors T. Mowry
- Computer Science
- 46th Annual IEEE/ACM International Symposium on…
- 7 December 2013
TLDR