Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 231,291,161 papers from all fields of science
Search
Sign In
Create Free Account
Instruction cycle
Known as:
Computer cycle
, FE Cycle
, Cycle
Expand
An instruction cycle (sometimes called a fetch–decode–execute cycle) is the basic operational process of a computer. It is the process by which a…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
31 relations
Address generation unit
Arithmetic logic unit
Barrel processor
Booting
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
Attentional Modulation of Mutually Dependent Behaviors
E. Burattini
,
Silvia Rossi
,
Alberto Finzi
,
M. Staffa
Simulation of Adaptive Behavior
2010
Corpus ID: 15569469
In this paper, we investigate simple attentional mechanisms suitable for sensing rate regulation and action coordination in the…
Expand
2002
2002
Minimizing memory access energy in embedded systems by selective instruction compression
L. Benini
,
A. Macii
,
E. Macii
,
M. Poncino
IEEE Transactions on Very Large Scale Integration…
2002
Corpus ID: 14791920
We propose a technique for reducing the energy spent in the memory-processor interface of an embedded system during the execution…
Expand
1998
1998
Reducing power consumption of dedicated processors through instruction set encoding
L. Benini
,
G. Micheli
,
A. Macii
,
E. Macii
,
M. Poncino
Proceedings of the 8th Great Lakes Symposium on…
1998
Corpus ID: 6131187
With the increased clock frequency of modern, high-performance processors (over 500 MHz, in some cases), limiting the power…
Expand
1997
1997
Compilers for Instruction-Level Parallelism
M. Schlansker
,
T. Conte
,
James C. Dehnert
,
K. Ebcioglu
,
J. Fang
,
C. L. Thompson
Computer
1997
Corpus ID: 37867209
Discovering and exploiting instruction level parallelism in code will be key to future increases in microprocessor performance…
Expand
1995
1995
Design of storage hierarchy in multithreaded architectures
L. Roh
,
W. Najjar
MICRO 28
1995
Corpus ID: 52848643
Multithreaded execution models attempt to combine some aspects of dataflow-like execution with von Neumann model execution. Their…
Expand
1992
1992
Design of the IBM Enterprise System/9000 high-end processor
J. Liptay
IBM Journal of Research and Development
1992
Corpus ID: 207749331
The “high-end” water-cooled processors in the IBM Enterprise System/9000™ product family use a CPU organization and cache…
Expand
Highly Cited
1991
Highly Cited
1991
Efficient VLSI designs for data transformation of tree-based codes
A. Mukherjee
,
N. Ranganathan
,
M. Bassiouni
1991
Corpus ID: 61761366
A class of VLSI architectures for data transformation of tree-based codes is proposed, concentrating on transformation functions…
Expand
1990
1990
History, an intelligent load sharing filter
A. Svensson
Proceedings.,10th International Conference on…
1990
Corpus ID: 9866439
The author proposes a filter component to be included in a load-sharing algorithm to detect short-lived jobs not worth…
Expand
1985
1985
SEU Vulnerability of the Zilog Z-80 and NSC-800 Microprocessors
J. Cusick
,
R. Koga
,
W. Kolasinski
,
C. King
IEEE Transactions on Nuclear Science
1985
Corpus ID: 32631291
A detailed analysis of the SEU vulnerability of the Zilog Z-80 microprocessor is presented based upon data obtained with heavy…
Expand
1967
1967
The IBM system/360 model 91: storage system
L. Boland
,
G. Granito
,
A. U. Marcotte
,
B. Messina
,
J. W. Smith
1967
Corpus ID: 56580626
This paper discusses the design concepts employed in the development of the IBM System/360 Model 91 storage system. Particular…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE