Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,216,355 papers from all fields of science
Search
Sign In
Create Free Account
Delay calculation
Delay calculation is the term used in integrated circuit design for the calculation of the gate delay of a single logic gate and the wires attached…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
17 relations
Asynchronous system
Electronic design automation
Elmore delay
Integrated circuit design
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
NIM- a noise index model to estimate delay discrepancies between silicon and simulation
Elif Alpaslan
,
Jennifer Dworak
,
B. Kruseman
,
A. Majhi
,
W. Heuvelman
,
P. Wiel
Design, Automation and Test in Europe
2010
Corpus ID: 15325648
As CMOS technology continues to scale, the accurate prediction of silicon timing through the use of pre-silicon modeling and…
Expand
2009
2009
Advanced Dynamic Source Routing with QoS Guarantee
You-Xing Liu
2009
Corpus ID: 8320357
With a great deal of different applications increasing, it needs to provide effect communication for mobile Ad Hoc network. In…
Expand
2009
2009
Compact Delay Test Generation with a Realistic Low Cost Fault Coverage Metric
Zheng Wang
,
D. Walker
IEEE VLSI Test Symposium
2009
Corpus ID: 34851940
This paper proposes a realistic low cost fault coverage metric targeting both global and local delay faults. It suggests the test…
Expand
2007
2007
Merge Logic for Clustered Multithreaded VLIW Processors
Manoj Gupta
,
F. Sánchez
,
J. Llosa
Euromicro Symposium on Digital Systems Design
2007
Corpus ID: 2280487
Clustered VLIW embedded processors have become widespread due to benefits of simple hardware and low power. Simultaneous…
Expand
Highly Cited
2005
Highly Cited
2005
A new method for design of robust digital circuits
D. Patil
,
Sunghee Yun
,
Seung-Jean Kim
,
Alvin Cheung
,
M. Horowitz
,
Stephen P. Boyd
IEEE International Symposium on Quality…
2005
Corpus ID: 14499605
As technology continues to scale beyond 100 nm, there is a significant increase in performance uncertainty of CMOS logic due to…
Expand
2004
2004
False aggressors pruning using path sensitization and logic implications
Hyungwoo Lee
,
Juho Kim
Proceedings of IEEE Asia-Pacific Conference on…
2004
Corpus ID: 19030003
Coupled line switching can contribute to a large portion of the delay as well as the functionality of a circuit. In order to fix…
Expand
2002
2002
Checking delay-insensitivity: 10/sup 4/ gates and beyond
A. Kondratyev
,
O. Roig
,
Lawrence Neukom
,
K. Fant
,
A. Taubin
Proceedings Eighth International Symposium on…
2002
Corpus ID: 7163720
Wire and gate delays are accounted to have equal, or nearly equal, effect on circuit behavior in modern design techniques. This…
Expand
2002
2002
Measurement and Evaluation of Artificial Dielectric Material
C. Frost
2002
Corpus ID: 135796774
Abstract : This report describes measurements of dielectric parameters for artificial dielectric materials using picosecond time…
Expand
1997
1997
Timing analysis for extended burst-mode circuits
Supratik Chakraborty
,
D. Dill
,
Kun-Yung Chang
,
K. Yun
Proceedings Third International Symposium on…
1997
Corpus ID: 16723552
We describe an efficient timing analysis technique for extended burst-mode circuits implemented according to the 3D design style…
Expand
1994
1994
Predicting circuit performance using circuit-level statistical timing analysis
R. B. Brawhear
,
N. Menezes
,
C. Oh
,
L. T. Pillage
,
M. R. Mercer
Proceedings of European Design and Test…
1994
Corpus ID: 32006065
Recognizing that the delay of a circuit is extremely sensitive to manufacturing process variations, this paper proposes a…
Expand