Minimum Parallel Binary Adders with NOR (NAND) Gates

@article{Lai1979MinimumPB,
  title={Minimum Parallel Binary Adders with NOR (NAND) Gates},
  author={H. Lai and S. Muroga},
  journal={IEEE Transactions on Computers},
  year={1979},
  volume={C-28},
  pages={648-659}
}
  • H. Lai, S. Muroga
  • Published 1 September 1979
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
Parallel binary adders of n bits long in single-rail input logic which have a minimum number of NOR gates are derived in this paper. The minimality of the number of NOR gates is proved for an arbitrary value of n. Also, it is proved that the adders must be a cascade of basic modules and that there exist many different types of basic modules. These adders have fewer gates and shorter net gate delays (or fewer connections) than the widely used carry-ripple adders which are a cascade of one-bit… Expand
Parallel Binary Adders with a Minimum Number of Connections
TLDR
An n-bit parallel binary adder consisting of NOR gates only in single-rail input logic is proved to require at least 17n + 1 connections for any value of n and an adder that attains these minimal values is shown. Expand
Logic Networks of Carry-Save Adders
TLDR
The derived networks of carry–save adder modules (NOCSAM's) have the advantages of fewer gates, fewer connections, and faster operation. Expand
Logic Networks of Carry–Save Adders
logic networks of carry–save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NORExpand
Parallel multipliers with NOR gates based on G-minimum adders
TLDR
The parallel multipliers of NOR gates are designed, by expressing two numbers to be multiplied in the sign and magnitude representation unlike those in Ref. 2, using fewer gates, fewer connections, and faster operation than conventional multiplier based on carry-save adders. Expand
Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
  • H. Lai, S. Muroga
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 1987
Design of logic networks, in single-rail input logic, with a minimum number of NOR gates for parity functions of an arbitrary number of variables is described. This is partly based on minimumExpand
Comparison of 14 Different Gate Level 1-bit Full Adder Design at Constant Delay
TLDR
A trade-off among different parameters like Area acquired, Power used, Quality & Performance (PDP), Energy efficiencies (EDP) of fourteen different full adder circuit is calculated and analyzed at 90nm CMOS technology on DSCH 3.8 software. Expand
Area-Time Optimal Adder Design
TLDR
A systematic method of implementing a VLSI parallel adder based on a modular design, formulated as a dynamic programming problem, optimizing with respect to area and time, results in an area-time optimal adder in the design family. Expand
A Novel Neural Network Parallel Adder
TLDR
A design of neural network parallel adder (NNPA) under the framework of multi-layer perceptron (MLP) of binary feedforward neural networks (BFNN) and the DNA-like learning algorithm proposed by the present authors is successfully used for training the weight-threshold values of NNPA. Expand
Computer-Aided Logic Synthesis for VLSI Chips
TLDR
This chapter provides an overview of the research on automated logic synthesis, the design of minimal logic networks by integer programming, the transduction method for theDesign of NOR logic networks, the logic design of MOS networks, and SYLON—the new Logic-Synthesis system. Expand
The Complexity of Fault Detection Problems for Combinational Logic Circuits
TLDR
This correspondence analyzes the computational complexity of fault detection problems for combinational circuits and proposes an approach to design for testability, and shows that for k-level (k ≥ 3) monotone/unate circuits these problems are still NP-complete, but that these are solvable in polynomial time for 2-level monot one/ unate circuits. Expand
...
1
2
...

References

SHOWING 1-10 OF 17 REFERENCES
NOR-Gate Binary Adder with Carry Completion Detection
TLDR
This paper presents a parallel binary NOR-gate adder circuit with carry completion detection that is very economical and identical to any other known solution consisting of one-position adders. Expand
A Parallel Accumulator for a General-Purpose Computer
A family of parallel synchronous comparitors and adders are described which can be constructed entirely of either NOR or NAND circuits. An adder is shown combined with registers to form a high speedExpand
Minimization of Logic Networks Under a Generalized Cost Function
  • S. Muroga, H. Lai
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 1976
TLDR
According to the computational results, for the majority of the functions the first type of minimal networks is identical to the second type, and for no function were networks of the third type found to exist. Expand
Logical Design of Optimal Digital Networks by Integer Programming
TLDR
No efficient design method has been known for designing optimal networks with arbitrary types of gates under arbitrary network restrictions, except the exhaustive method, i.e., a method which exhausts all conceivable networks and chooses a best one. Expand
Optimal One-Bit Full Adders With Different Types of Gates
TLDR
Optimal networks with thirty different types of restrictions are listed for the one-bit fuli adder to ensure the minimization of the number of gates under different restrictions. Expand
Design of Optimal Switching Networks by Integer Programming
TLDR
Various optimal networks are derived by a computer as follows: optimal NOR networks and optimal NOR-AND networks for all functions of up through three variables, one-bit adders with various gate types, and others, indicating the computational feasibility of the integer programming approach. Expand
High-Speed Arithmetic in Binary Computers
Methods of obtaining high speed in addition, multiplication, and division in parallel binary computers are described and then compared with each other as to efficiency of operation and cost. TheExpand
An Algorithm for NAND Decomposition Under Network Constraints
  • E. Davidson
  • Computer Science
  • IEEE Transactions on Computers
  • 1969
A branch-and-bound algorithm is presented for the synthesis of multioutput, multilevel, cycle-free NAND networks to realize an arbitrary given set of partially or completely specified combinationalExpand
Addition and Subtraction in the Residue Number System
  • A. Sasaki
  • Mathematics, Computer Science
  • IEEE Trans. Electron. Comput.
  • 1967
TLDR
Improved residue expression and new arithmetic algorithms for addition and subtraction are proposed and basic properties of the proposed arithmetic algorithms are also derived. Expand
Seminar
chromosomes thought to be structurally altered X chromosomes, may be isochromosomes. These arise, also during gametogenesis in one of the parents, through a process of misdivision of the centromere.Expand
...
1
2
...