Delay Line Device Component

Known as: Delay Line 
A communication or electronic circuit designed to delay the transmission of a signal by a set amount.
National Institutes of Health

Topic mentions per year

Topic mentions per year

1970-2018
0102019702018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2010
Highly Cited
2010
Neural networks (NNs) are becoming an increasingly attractive solution for power amplifier (PA) behavioral modeling, due to their… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
Highly Cited
2010
Highly Cited
2010
  • Jinyuan Wu
  • IEEE Transactions on Nuclear Science
  • 2010
This paper discusses implementation of the Wave Union TDC, a novel scheme of FPGA TDC to improve time measurement precision using… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2010
2010
In this paper, a broadband self-compensating phase shifter is presented and developed on the basis of substrate integrated… (More)
  • figure 1
  • table I
  • figure 2
  • table II
  • figure 3
Is this relevant?
2009
2009
A compressive receiver (CR) is presented utilizing a composite right/left-handed (CRLH) dispersive delay line (DDL) for analog… (More)
  • figure 1
  • table I
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2009
2009
Significant performance improvement for photonic delay lines in microwave-photonics based on a new concept of separately tuning… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2008
2008
A composite right/left-handed delay line pulse position modulation (PPM) transmitter is proposed. This system, compared with… (More)
  • figure 1
  • figure 2
  • table I
  • figure 4
  • figure 3
Is this relevant?
2007
2007
A new tunable delay system is presented and demonstrated experimentally in this letter. This system, which incorporates a… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2006
2006
This paper presents an adaptive finite impulse response (FIR) equalizer with continuous-time wide-bandwidth delay line in CMOS 0… (More)
  • figure 3
  • figure 1
  • figure 4
  • figure 7
  • figure 5
Is this relevant?
2002
2002
In this letter, we demonstrate a new five-element true-time-delay (TTD) system that uses only a single tunable linear chirped… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
1999
Highly Cited
1999
An architecture for a time interpolation circuit with an rms error of 25 ps has been developed in a 0.7m CMOS technology. It is… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?