A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy

@article{Chen2007API,
  title={A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy},
  author={Poki Chen and Chun-Chi Chen and Jia-Chi Zheng and You-Sheng Shen},
  journal={IEEE Transactions on Nuclear Science},
  year={2007},
  volume={54},
  pages={294-302}
}
A monolithic Vernier-based time-to-digital converter (TDC) with 37.5 ps time resolution and theoretically unlimited input range has been integrated in TSMC 0.35-mum standard 2P4M CMOS technology. Since the proposed circuit utilizes a single-stage Vernier delay line (VDL) for both coarse and fine measurements, no other interpolation circuit is required. The operation frequencies of the single-stage Vernier delay line are stabilized against process, voltage and temperature (PVT) variations by… CONTINUE READING
Highly Cited
This paper has 43 citations. REVIEW CITATIONS
30 Citations
16 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 30 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 16 references

A low power, wide operating frequency and high noise immunity half-digital phased-locked loop

  • K.-H. Cheng, W.-B. Yang
  • Proc. IEEE Asia-Pacific Conf., Taipei, Taiwan, R…
  • 2002
1 Excerpt

A CMOS pulse-shrinking delay element for time interval measurement

  • P. Chen, S.-I. Liu, J. Wu
  • IEEE Trans. Circuits Syst. II, Exp. Briefs, vol…
  • 2000
1 Excerpt

Similar Papers

Loading similar papers…