Skip to search formSkip to main contentSkip to account menu

Dadda multiplier

Known as: Dadda multipliers, Dadda tree 
The Dadda multiplier is a hardware multiplier design invented by computer scientist Luigi Dadda in 1965. It is similar to the Wallace multiplier, but… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
Adder (electronics)BKM algorithmBinary multiplierBooth's multiplication algorithm

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Dynamics of $ L^p $ multipliers on harmonic manifolds
Let $ X $ be a complete, simply connected harmonic manifold of purely exponential volume growth. This class contains all non-flat… 
2015
2015
Low Power and Efficient Dadda Multiplier
In this study an area optimized Dadda multiplier with a data aware Brent Kung adder in the final addition stage of the Dadda… 
2012
2012
A Design Technique for Faster Dadda Multiplier
AbstractIn this work faster column compression multiplication has been achieved by using a combination of two design techniques… 
2006
2006
A GF(24m) Inverter and its Application in a Reconfigurable Tate Pairing Processor
This paper details an architecture for performing inversion in the field GF(24m), which is the field used in computing the Tate… 
Highly Cited
2005
Highly Cited
2005
Novel design and reversible logic synthesis of multiplexer based full adder and multipliers
Quantum arithmetic must be built from reversible logic components. This is the driving force for the proposed novel 3/spl times/3… 
1996
1996
A new VLSI architecture for perceptron network
A new architecture for multilayer perceptron network called the sliding feeder perceptron neural network is proposed. The sliding… 
1992
1992
A fast hybrid multiplier combining Booth and Wallace/Dadda algorithms
Using radix 4 recoding, a very fast multiplier is designed which takes advantage of the most desirable characteristics of Booth… 
1991
1991
F-Multipliers and the Localization of Distributive Lattices II
1988
1988
8*8 bit pipelined Dadda multiplier in CMOS
Parallel multiplication schemes for VLSI have traditionally been chosen for their regular layout. Unfortunately, this has meant… 
Highly Cited
1983
Highly Cited
1983
A VLSI layout for a pipelined Dadda multiplier
Parallel counters (unary-to-binary converters) are the principal component of a dadda multiplier. The authors specify a design… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)