Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,226,770 papers from all fields of science
Search
Sign In
Create Free Account
Circuit extraction
Known as:
Layout extraction
, Netlist extraction
The electric circuit extraction or simply circuit extraction, also netlist extraction, is the translation of an integrated circuit layout back into…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
12 relations
Electromagnetic field solver
Electronic design automation
Formal equivalence checking
Integrated circuit layout
Expand
Broader (1)
Electronic engineering
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
FAXtrac: Fast Extraction of Disk Layout
Xiaowen Chu
,
Kai Ouyang
,
X. Chang
IEEE International Conference on Networking…
2009
Corpus ID: 8887261
The low-level disk characteristics play a vital role for the I/O performance optimization in disk storage systems. This paper…
Expand
2009
2009
2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses
B. Aliaj
,
V. Vashchenko
,
+4 authors
D. LaFonteese
31st EOS/ESD Symposium
2009
Corpus ID: 46346050
A new simulation-based methodology for analyzing the ESD performance of snapback multi-finger power arrays subject to ESD stress…
Expand
2004
2004
A Layout Resizing Technique Using Rectangle-based Layout Extraction
Yong-Seok Choi
,
Ik-Jae Chun
,
Bo-Gwan Kim
2004
Corpus ID: 112316724
2003
2003
Rectangle-based Layout Extraction Technique
Kwang-soo Yang
,
Yong-Seok Choi
,
Ik-Jae Chun
,
Bo-Gwan Kim
2003
Corpus ID: 109016008
2003
2003
Layout Verification by Extraction for Micro Total Analysis Systems
B. Baidya
,
T. Mukherjee
2003
Corpus ID: 33752738
The increasing complexity of Micro Total Analysis Systems (μTAS) is leading to a growing need for layout verification. Currently…
Expand
2001
2001
FedEx - a fast bridging fault extractor
Z. Stanojevic
,
D. Walker
Proceedings International Test Conference (Cat…
2001
Corpus ID: 15612962
Test pattern generation and diagnosis algorithms that target realistic bridging faults must be provided with a realistic fault…
Expand
1998
1998
A new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis
Kazuki Shigeta
,
T. Ishiyama
Proceedings of the ... IEEE VLSI Test Symposium
1998
Corpus ID: 7450912
The authors propose a new diagnosis technique based on path tracing, which diagnoses fault locations in a sequential circuit by…
Expand
1996
1996
Integrated approach for circuit and fault extraction of VLSI circuits
F. Gonçalves
,
I. Teixeira
,
João Paulo Teixeira
Proceedings (IEEE International Symposium on…
1996
Corpus ID: 41993317
The purpose of this paper is to present a methodology for circuit and realistic fault extraction, and its implementation in a new…
Expand
1993
1993
Reducing the physical design cycle by means of topological placement with hard timing restraints
B. E. Freier
IEEE International Symposium on Circuits and…
1993
Corpus ID: 5425022
A new concept for topological module placement satisfying hard timing restraints based on segmenting the layout surface into…
Expand
1990
1990
ICHARM: Hierarchical CMOS circuit extraction with power bus extraction
R. Iimura
1990
Corpus ID: 106439426
Abstract : Circuit extraction is critical in the validation of VLSI circuits since it provides the link between the design and…
Expand