Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,026,584 papers from all fields of science
Search
Sign In
Create Free Account
Circuit extraction
Known as:
Layout extraction
, Netlist extraction
The electric circuit extraction or simply circuit extraction, also netlist extraction, is the translation of an integrated circuit layout back into…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
12 relations
Electromagnetic field solver
Electronic design automation
Formal equivalence checking
Integrated circuit layout
Expand
Broader (1)
Electronic engineering
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
An Agile Migration Framework for Analog Layout Design
Po-Cheng Pan
,
Hung-Ming Chen
2015
Corpus ID: 16682762
Layout generation in the late analog CMOS design is challenging by its increasing layout constraints and performance requirements…
Expand
2012
2012
Design Optimization for Minimal Crosstalk in Differential Interconnect
B. Lee
,
I. Corp
,
+4 authors
Jimmy Johansson
2012
Corpus ID: 15086843
2009
2009
2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses
B. Aliaj
,
V. Vashchenko
,
+4 authors
D. LaFonteese
31st EOS/ESD Symposium
2009
Corpus ID: 46346050
A new simulation-based methodology for analyzing the ESD performance of snapback multi-finger power arrays subject to ESD stress…
Expand
2004
2004
A Layout Resizing Technique Using Rectangle-based Layout Extraction
Yong-Seok Choi
,
Ik-Jae Chun
,
Bo-Gwan Kim
2004
Corpus ID: 112316724
2003
2003
Rectangle-based Layout Extraction Technique
Kwang-soo Yang
,
Yong-Seok Choi
,
Ik-Jae Chun
,
Bo-Gwan Kim
2003
Corpus ID: 109016008
2003
2003
Layout Verification by Extraction for Micro Total Analysis Systems
B. Baidya
,
T. Mukherjee
2003
Corpus ID: 33752738
The increasing complexity of Micro Total Analysis Systems (μTAS) is leading to a growing need for layout verification. Currently…
Expand
2001
2001
FedEx - a fast bridging fault extractor
Z. Stanojevic
,
D. Walker
Proceedings International Test Conference (Cat…
2001
Corpus ID: 15612962
Test pattern generation and diagnosis algorithms that target realistic bridging faults must be provided with a realistic fault…
Expand
1996
1996
Integrated approach for circuit and fault extraction of VLSI circuits
F. Gonçalves
,
I. Teixeira
,
João Paulo Teixeira
Proceedings (IEEE International Symposium on…
1996
Corpus ID: 41993317
The purpose of this paper is to present a methodology for circuit and realistic fault extraction, and its implementation in a new…
Expand
1996
1996
A novel circuit extraction tool based on X-Spans and Y-Spans
J. Alcântara
,
C. E. T. Oliveira
,
M. L. Anido
Proceedings of EUROMICRO 96. 22nd Euromicro…
1996
Corpus ID: 45995047
This paper presents a novel circuit extraction tool using a data structure based on maximally-horizontal layout regions termed X…
Expand
1993
1993
Reducing the physical design cycle by means of topological placement with hard timing restraints
B. E. Freier
IEEE International Symposium on Circuits and…
1993
Corpus ID: 5425022
A new concept for topological module placement satisfying hard timing restraints based on segmenting the layout surface into…
Expand