Skip to search formSkip to main contentSkip to account menu

Cell (microprocessor)

Known as: Synergistic Processor Element, Cell BE, Cell 
Cell is a multi-core microprocessor microarchitecture that combines a general-purpose Power Architecture core of modest performance with streamlined… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
AltiVecArithmetic logic unitCPU cacheComparison of instruction set architectures

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2006
Highly Cited
2006
Cooperative effects and dipole formation at semiconductor and self-assembled-monolayer interfaces
Dipole formation processes at self-assembled monolayers of benzene derivatives chemisorbed on the Si(111) surface are… 
Highly Cited
2003
Highly Cited
2003
PP–PP-g-MAH–Org-MMT nanocomposites. I. Intercalation behavior and microstructure
The melt-direct intercalation method was employed to prepare poly(propylene) (PP)–maleic anhydride grafted poly(propylene) (PP-g… 
Highly Cited
2002
Highly Cited
2002
A 31-level cascade inverter for power applications
Power inverter modules fed with separate DC voltage sources of voltage ratio 1:2:4:8 are connected to form a cascade multilevel… 
Highly Cited
2002
Highly Cited
2002
Single Junction InGaP/GaAs Solar Cells Grown on Si Substrates using SiGe Buffer Layers
Single junction InGaP/GaAs solar cells displaying high efficiency and record high open circuit voltage values have been grown by… 
Highly Cited
1998
Highly Cited
1998
Gαs-Induced Neurodegeneration inCaenorhabditis elegans
We describe a genetic model for neurodegeneration in the nematodeCaenorhabditis elegans. Constitutive activation of the GTP… 
Highly Cited
1995
Highly Cited
1995
A multilevel-cell 32 Mb flash memory
A flash memory with multilevel cell significantly reduces the memory per-bit cost. A 32 Mb multilevel-cell (MLC) flash memory… 
Highly Cited
1995
Highly Cited
1995
Driving source-line (DSL) cell architecture for sub-1-V high-speed low-power applications
  • H. MizunoT. Nagano
  • Digest of Technical Papers., Symposium on VLSI…
  • 1995
  • Corpus ID: 62040158
A novel SRAM cell architecture for sub-1-V high-speed operation is proposed without using either low-V/sub th/ MOSFETs or… 
Highly Cited
1992
Highly Cited
1992
Association of tyrosine kinase p56lck with CD4 inhibits the induction of growth through the αβ T-cell receptor
THE membrane glycoprotein CD4 enhances antigen-mediated activation of T cells restricted by class II molecules of the major… 
Highly Cited
1987
Highly Cited
1987
Major histocompatibility complex-linked specificity of γδ receptor-bearing T lymphocytes
Several recent studies have identified a distinct subset of CD3(T3)+CD4–CD8– T lymphocytes that express a CD3-associated… 
Highly Cited
1978
Highly Cited
1978
Rosette Formation by the Human K Cell
Human T lymphocytes were separated into two subsets on the basis of relative affinity for sheep red blood cells (E), and these… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)