# 12-bit

## Papers overview

Semantic Scholar uses AI to extract papers important to this topic.

Highly Cited

2011

Highly Cited

2011

- IEEE Journal of Solid-State Circuits
- 2011

This paper presents a sub-radix-2 redundant architecture to improve the performance of switched-capacitor successiveâ€¦Â (More)

Is this relevant?

Highly Cited

2009

Highly Cited

2009

- IEEE Journal of Solid-State Circuits
- 2009

A pipelined ADC incorporates a blind LMS calibration algorithm to correct for capacitor mismatches, residue gain error, and opâ€¦Â (More)

Is this relevant?

Highly Cited

2009

Highly Cited

2009

- IEEE Journal of Solid-State Circuits
- 2009

A 12-bit Vernier ring time-to-digital converter (TDC) with time resolution of 8 ps for digital-phase-locked-loops (DPLL) isâ€¦Â (More)

Is this relevant?

Highly Cited

2008

Highly Cited

2008

- 2008

The use of VCO-based quantization within continuous-time (CT) analog-to-digital converter (ADC) structures is explored, with aâ€¦Â (More)

Is this relevant?

Highly Cited

2007

Highly Cited

2007

- IEEE Journal of Solid-State Circuits
- 2007

A resolution-rate scalable ADC for micro-sensor networks is described. Based on the successive approximation register (SARâ€¦Â (More)

Is this relevant?

Highly Cited

2006

Highly Cited

2006

- IEEE Journal of Solid-State Circuits
- 2006

A wide bandwidth continuous-time sigma-delta ADC, operating between 20 and 40 MS/s output data rate, is implemented in 130-nmâ€¦Â (More)

Is this relevant?

Highly Cited

2005

Highly Cited

2005

- IEEE Journal of Solid-State Circuits
- 2005

This paper presents a prototype analog-to-digital converter (ADC) that uses a calibration algorithm to adaptively overcomeâ€¦Â (More)

Is this relevant?

Highly Cited

2000

Highly Cited

2000

- Proceedings of the 26th European Solid-Stateâ€¦
- 2000

Based on a conventional successive approximation ADC architecture a new and faster solution is presented. The input structure ofâ€¦Â (More)

Is this relevant?

Highly Cited

2000

Highly Cited

2000

- IEEE Journal of Solid-State Circuits
- 2000

A low-power 10-bit converter that can sample input frequencies above 100 MHz is presented. The converter consumes 55 mW whenâ€¦Â (More)

Is this relevant?

1979

1979

- IEEE Journal of Solid-State Circuits
- 1979

Describes a 12 bit DAC which uses diffused resistors and requires no trimming to guarantee monotonicity for all grades over theâ€¦Â (More)

Is this relevant?