Skip to search formSkip to main contentSkip to account menu

Wait state

A wait state is a delay experienced by a computer processor when accessing external memory or another device that is slow to respond. As of late 2011… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
Address busAsynchronous I/OBubble (computing)Bus (computing)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
Leveraging quantitative data to improve a device lending program
Purpose – The purpose of this paper is to encourage administrators of device‐lending programs to leverage existing quantitative… 
2009
2009
Scalable detection of MPI-2 remote memory access inefficiency patterns
Wait states in parallel applications can be identified by scanning event traces for characteristic patterns. In our earlier work… 
Highly Cited
2008
Highly Cited
2008
Scheduling multistage batch plants with parallel units and no interstage storage
2007
2007
Performance Analysis and Tuning of the XNS CFD Solver on Blue Gene/L
The xns computational fluid dynamics code was successfully running on Blue Gene/L, however, its scalability was unsatisfactory… 
1998
1998
Waiting false path analysis of sequential logic circuits for performance optimization
The paper introduces a new class of false path, which is sensitizable but does not affect the decision of the clock period. We… 
1997
1997
Dynamic control of multicommodity fleet management problems
1993
1993
Optimal synthesis of multiproduct batch plants with cyclic scheduling and inventory considerations
We address the problem of determining the optimal configuration and cyclic operation of batch plants in which all the products… 
1993
1993
Oviposition behavior of an ant-parasitizing fly,Neodohrniphora curvinervis (Diptera: Phoridae), and defense behavior by its leaf-cutting ant hostAtta cephalotes (Hymenoptera: Formicidae)
This study examines the oviposition behavior of the phorid parasitoid Neodohrniphora curvinervisand the antiparasitoid defense… 
1992
1992
A logical model of competence and performance in the human sentence processor
This work is concerned with the way in which principled theories of syntax and modular theories of mind may participate in an… 
Highly Cited
1986
Highly Cited
1986
Multiprocessor cache synchronization: issues, innovations, evolution
Many options are possible in a cache synchronization (or consistency) scheme for a broadcast system. We clarify basic concepts… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)