Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

TriMedia (mediaprocessor)

Known as: TriMedia 
TriMedia is a family of very long instruction word media processors from NXP Semiconductors (formerly Philips Semiconductors). TriMedia is a Harvard… Expand
Wikipedia

Related topics

Related topics

25 relations
Assembly languageC++CPU cacheCentral processing unit
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
A Highly Scalable Parallel Implementation of H.264
Developing parallel applications that can harness and efficiently use future many-core architectures is the key challenge for… Expand
  • figure 1
  • figure 2
  • figure 5
  • figure 6
  • figure 7
2009
2009
Parallel H.264 Decoding on an Embedded Multicore Processor
In previous work the 3D-Wave parallelization strategy was proposed to increase the parallel scalability of H.264 video decoding… Expand
  • figure 1
  • figure 2
  • figure 4
  • table 1
  • figure 5
2004
2004
SIMD - efficient loop unrolling design for embedded multimedia applications
Due to the rising complexity of modern embedded media applications (EMAs), compilers must have the capability to exploit… Expand
  • figure 1
  • table 2
  • figure 2
  • table 4
  • table 1
2003
2003
Background data organisation for the low-power implementation in real-time of a digital audio broadcast receiver on a SIMD processor
In this work we illustrates the strong interaction between the data organisation in background memory and the data format… Expand
  • figure 1
Highly Cited
2002
Highly Cited
2002
A Heterogeneous Multiprocessor Architecture for Flexible Media Processing
Eclipse is a scalable architecture template for designing data-dependent stream-processing subsystems of media-processing SoCs… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2002
2002
Generic control flow reconstruction from assembly code
Processors used in embedded systems are usually characterized by specialized irregular hardware architectures for which… Expand
  • figure 1
  • figure 3
  • table 1
  • table 2
  • table 3
Highly Cited
2000
Highly Cited
2000
Implementation of a real-time digital watermarking process for broadcast monitoring on a TriMedia VLIW processor
The implementation of a real-time digital watermark embedder and detector for television broadcast monitoring is addressed. A… Expand
Highly Cited
1999
Highly Cited
1999
A Code Compression System Based on Pipelined Interpreters
This paper describes a system for compressed code generation. The code of applications is partioned into time-critical and non… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
1998
1998
Joint Hardware / Software Design of a Fast Stream Cipher
We explore the problem of designing a stream cipher that is fast in software yet may be efficiently implemented in hardware. We… Expand
1997
1997
High speed video de-interlacing with a programmable TriMedia VLIW core
The display of a regular TV picture on a PCrelated monitor requires scan rate conversion. We perform this conversion by a… Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE