Skip to search formSkip to main contentSkip to account menu

Timing failure

Timing failure is a failure of a process, or part of a process, in a synchronous distributed system or real-time system to meet limits set on… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
Clock driftClock skewFailure semanticsProcess (computing)

Broader (1)

Real-time computing

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Low Complexity Joint Estimation of Synchronization Impairments in Sparse Channel for MIMO-OFDM System
2012
2012
Joint estimation of synchronization impairments in MIMO-OFDM system
A joint Maximum Likelihood (ML) estimation algorithm for the synchronization impairments such as Carrier Frequency Offset (CFO… 
2008
2008
Timing Failures Detection in Web Services
Current business critical environments increasingly rely on SOA standards to execute business operations. These operations are… 
2007
2007
An LLC-OCV Methodology for Statistic Timing Analysis
With further increase in chip size and shrink in device dimension, the influence of on chip semiconductor process variation can… 
2003
2003
Context-Aware Middleware for Pervasive and Ad Hoc Environments
Recent advances in the area of mobile computing and pervasive computing have driven the emergence of new challenges. For example… 
1999
1999
Real-time fault-tolerant atomic broadcast
We present algorithms for real-time fault-tolerant uniform atomic broadcast. We first design a distributed execution model for… 
1999
1999
The Timely Computing Base
Real-time behavior is materialized by timeliness specifications, which in essence call for synchronous system models. However… 
1998
1998
Using light-weight groups to handle timing failures in quasi-synchronous systems
In a quasi-synchronous environment worst-case times associated with a given activity are usually much higher than the average… 
1998
1998
Diagnosis and characterization of timing-related defects by time-dependent light emission
Technological advances such as flip-chip packaging, multiple hierarchical wiring planes, and ultra-high frequencies reduce the… 
1983
1983
Latch-Up and Timing Failure Analysis of CMOS VLSI using Electron Beam Techniques
An electron beam testing system has been established for CMOS failure analysis. Problems studied include leakage, latch-up… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)