Skip to search formSkip to main contentSkip to account menu

Timing closure

Known as: Physical timing closure, Timing simulation 
Timing closure is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by… 
Wikipedia (opens in a new tab)

Related topics

Related topics

10 relations
Computer-aided designDesign closureDesign flow (EDA)Electronic design automation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Asynchronous circuits: innovations in components, cell libraries and design templates
O paradigma sincrono foi, por decadas, a principal escolha da industria para o projeto de circuitos integrados. Infelizmente… 
2014
2014
A Dynamic Timing Error Prevention Technique in Pipelines With Time Borrowing and Clock Stretching
This paper presents a dynamic timing control technique to prevent timing errors in a pipeline under variations. Timing errors in… 
2013
2013
Modeling and Timing Simulation of Agilla Agents for WSN Applications in Executable UML
Wireless Sensor Networks are becoming one of the most successful choices for the development and deployment of a wide range of… 
2012
2012
Implementation of Chaos Synchronization on FPGA
Abstract A new method of achieving synchronization of chaotic systems on FPGA is proposed in this paper. We take Lorenz chaotic… 
2009
2009
Bicycle Detection and Operational Concept at Signalized Intersections Phase 2
California requires that the road network provide equal service to bicyclists as it does to motorists. This project extends… 
2005
2005
INVESTIGATION OF CACHE-TIMING ATTACKS ON AES
The Advanced Encryption Standard (AES), also known as Rijndael, has been designed to have very strong resistance against the… 
2000
2000
Demographic translation: from period to cohort perspective and back
ANDT<EEVEvgueni, 1982. Method kompocnent v analize priehin smerti (components methods applied to the analysis of Life expectancy… 
1998
1998
A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs
Driven by the rapid advances in semiconductor technology the number of functional units that can be implemented on a single chip… 
1995
1995
Advanced techniques for fast timing simulation of MOS VLSI circuits
1991
1991
Concurrent min-max simulation
Parametric process variations, which are inherent in the manufacture of complex digital circuits, can cause variations in the…