Timing closure

Known as: Physical timing closure, Timing simulation 
Timing closure is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Timing closure, which is to meet the design's timing constraints, is a key problem in the physical design flow. During the timing… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 2
Is this relevant?
Highly Cited
2011
Highly Cited
2011
Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical… (More)
Is this relevant?
2011
2011
Despite remarkable progress in the area of global routing, the burdens imposed by modern physical synthesis flows are far greater… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
Is this relevant?
2010
2010
Unused spare cells occur inevitably in traditional engineering change order (ECO) design flow. It results in inefficient area… (More)
Is this relevant?
Review
2010
Review
2010
We describe a humanoid robot platform--the iCub--which was designed to support collaborative research in cognitive development… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 4
Is this relevant?
Highly Cited
2007
Highly Cited
2007
Standard Vector Auto Regression (VAR) identification methods find that government spending raises consumption and real wages; the… (More)
  • table I
  • table II
  • table III
  • table IV
  • figure I
Is this relevant?
2004
2004
A method to mitigate timing problems due to global wire delays is proposed. The method follows closely a fully synchronous design… (More)
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
2004
2004
We have developed a design flow from Verilog/VHDL to layout that mitigates the timing closure problem, while requiring no timing… (More)
  • figure 3
  • figure 2
  • figure 4
  • figure 6
  • figure 5
Is this relevant?
2000
2000
This paper presents a design methodology emphasizing early and quick timing closure for high frequency microprocessor designs… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
1999
1999
In this paper, an algorithm for simultaneous logic restructuring and placement is presented. This algorithm first constructs a… (More)
  • figure 2
  • figure 3
  • figure 8
  • table 2
Is this relevant?