Skip to search formSkip to main contentSkip to account menu

Successive approximation ADC

Known as: Successive approximation register, SAR, Analog-to-digital conversion with SAR 
A successive approximation ADC is a type of analog-to-digital converter that converts a continuous analog waveform into a discrete digital… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
VCO-based comparators generate both bit decisions as well as oscillation cycle information, whereas the latter has not been… 
2014
2014
A low kickback noise and offset calibrated dynamic comparator used in a high speed capacitive 2-bit-per-cycle (2b/C) SAR ADC was… 
2014
2014
The conventional binary weighted array SAR ADC is the common topology adopted to achieve high efficiency conversion, i.e. with… 
2014
2014
The miniaturization of dc–dc switch-mode power supplies (SMPS) is of a key importance in volume-sensitive portable devices, such… 
2013
2013
In this paper, a new low-power SARADC is presented. In the presented design, the frequency dependency of the power rather than… 
2011
2011
Handheld equipment’s for wireless like WI-FI and WI-MAX or cellular communication systems like WCDMA, CDMA 2000 and TDSCDMA… 
2010
2010
This paper 1 presents a novel method to estimate displacement by Maximum Likelihood (ML) texture tracking in PolSAR images. The… 
2007
2007
A low voltage comparator for successive approximation Analog to digital converter(ADC) is designed.It consists of switched… 
1979
1979
A new multiple-differential-voltage input, MOS, sampled-data, `charge-balance' comparator which can `weight' or scale each of…