Speculative multithreading

Known as: Speculative, TLS, Thread level speculation 
Speculative multithreading (SpMT), also known as thread level speculation (TLS), is a dynamic parallelization technique that depends on out-of-order… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Speculative multithreading (SpMT) is a thread-level automatic parallelization technique, which partitions sequential programs… (More)
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2009
2009
Speculative Multithreading (SpMT) is an effective mechanism for parallelizing irregular programs which are hard by conventional… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
2007
2007
Speculative multithreading (SpMT), or thread level specul ation (TLS), is a dynamic parallelisation technique that uses out-of… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2007
2007
We apply speculative multithreading to sequential Java programs in software to achieve speedup on existing multiprocessors. A… (More)
Is this relevant?
2007
2007
While speculative multithreading (SM) on a chip multiprocessor (CMP) has the ability to speed-up hard-to- parallelize… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 4
Is this relevant?
2005
2005
Speculative multithreading (SpMT) is a promising optimisation technique for achieving faster execution of sequential programs on… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 7
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Speculative multithreading (SpMT) promises to be an effective mechanism for parallelizing non-numeric programs, which tend to use… (More)
  • figure 6
  • figure 9
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Speculative multithreading has been recently proposed to boost performance by means of exploiting thread-level parallelism in… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Mispredicted branches and loads that miss in the cache cause the majority of retirement stalls experienced by sequential… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
ÐMuch emphasis is now placed on chip-multiprocessor (CMP) architectures for exploiting thread-level parallelism in an application… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 4
Is this relevant?