Skip to search formSkip to main contentSkip to account menu

Speculative multithreading

Known as: Speculative, TLS, Thread level speculation 
Speculative multithreading (SpMT), also known as thread level speculation (TLS), is a dynamic parallelization technique that depends on out-of-order… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
Automatic parallelizationKunle OlukotunOpen64Out-of-order execution

Broader (3)

Concurrency controlParallel computingProgramming language implementation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Runtime automatic speculative parallelization
We present Runtime Automatic Speculative Parallelization (RASP), a technique for the dynamic extraction of speculative threads… 
Highly Cited
2006
Highly Cited
2006
Bulk Disambiguation of Speculative Threads in Multiprocessors
Transactional memory (TM), thread-level speculation (TLS), and checkpointed multiprocessors are three popular architectural… 
2006
2006
Supporting Speculative Multithreading on Simultaneous Multithreaded Processors
Speculative multithreading is a technique that has been used to improve single thread performance. Speculative multithreading… 
Highly Cited
2004
Highly Cited
2004
iWatcher: efficient architectural support for software debugging
Recent impressive performance improvements in computer architecture have not led to significant gains in ease of debugging… 
Highly Cited
2002
Highly Cited
2002
Speculative synchronization: applying thread-level speculation to explicitly parallel applications
Barriers, locks, and flags are synchronizing operations widely used programmers and parallelizing compilers to produce race-free… 
Highly Cited
2002
Highly Cited
2002
A general compiler framework for speculative multithreading
Speculative multithreading (SpMT) promises to be an effective mechanism for parallelizing non-numeric programs, which tend to use… 
Highly Cited
2001
Highly Cited
2001
Speculative data-driven multithreading
  • A. RothG. Sohi
  • Proceedings HPCA Seventh International Symposium…
  • 2001
  • Corpus ID: 7375500
Mispredicted branches and loads that miss in the cache cause the majority of retirement stalls experienced by sequential… 
Highly Cited
1999
Highly Cited
1999
A Chip-Multiprocessor Architecture with Speculative Multithreading
Much emphasis is now being placed on chip-multiprocessor (CMP) architectures for exploiting thread-level parallelism in… 
Highly Cited
1999
Highly Cited
1999
The Superthreaded Processor Architecture
The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level… 
Highly Cited
1998
Highly Cited
1998
Data speculation support for a chip multiprocessor
Thread-level speculation is a technique that enables parallel execution of sequential applications on a multiprocessor. This… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)