Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,357,892 papers from all fields of science
Search
Sign In
Create Free Account
Smart Cache
Smart Cache is a level 2 or level 3 caching method for multiple execution cores, developed by Intel. Smart Cache shares the actual cache memory…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
11 relations
CPU cache
Haswell (microarchitecture)
List of Intel Celeron microprocessors
List of Intel Core i3 microprocessors
Expand
Broader (3)
Cache (computing)
Central processing unit
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
A Case for Two-stage Inference with Knowledge Caching
Geonha Park
,
Changho Hwang
,
Kyoungsoo Park
EMDL '19
2019
Corpus ID: 190231556
Real-world intelligent services employing deep learning technology typically take a two-tier system architecture -- a dumb front…
Expand
Review
2019
Review
2019
Hotel big data smart cache prototype
Yirui Wang
2019
Corpus ID: 212982727
With the increase of clients and hotel resources in Amadeus Hotel, it becomes a challenge for Amadeus Hotel to provide…
Expand
2014
2014
Improving performance, power, and security of multicore systems using smart cache organization
Tania Jareen
2014
Corpus ID: 108865055
2013
2013
Smart cache for central offline download system
S. Bandara
,
G. Dias
2013
Corpus ID: 67399035
2012
2012
A Smart Cache Designed for Embedded Applications
Afrin Naz
,
K. Kavi
2012
Corpus ID: 18271683
In this paper, we extend our previous investigation of split array and scalar data caches to embedded systems. More specifically…
Expand
2012
2012
NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution
Kaveh Aasaraai
,
Andreas Moshovos
International Journal of Reconfigurable Computing
2012
Corpus ID: 7946090
Soft processors often use data caches to reduce the gap between processor and main memory speeds. To achieve high efficiency…
Expand
Review
2011
Review
2011
A Parallel Transaction-Level Model of H.264 Video Decoder
Xu Han
,
Weiwei Chen
,
R. Doemer
2011
Corpus ID: 59891469
H.264 video decoder is a computationally demanding application. In resource-limited embedded environment, it is desirable to…
Expand
2011
2011
A Reconfigurable Cache for Energy Efficiency
Karthik T. Sundararajan
,
N. Topham
2011
Corpus ID: 12572012
On-chip caches often consume a significant fraction of the total processor energy budget. Allowing adaptation to the running…
Expand
1995
1995
A 2.25 Gbytesh lMbit SMART CACHE SRAM
J. Ku
,
S. Siu
,
M. Yazdani
,
Yolin Lih
,
Wei Lu
1995
Corpus ID: 61627378
1993
1993
A Smart Cache for Improved Vector
PerformanceMichael K. Gschwind
,
Thomas J. Pietschfmike
1993
Corpus ID: 17524249
As the speed of microprocessors increases at a breath-taking rate, the gap between processor and memory system performance is…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE