Repeater insertion

Repeater insertion is a technique for reducing the time delay associated with long wire lines in integrated circuits. The technique involves cutting… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Capacitive crosstalk between adjacent signal wires has significant effect on performance and delay uncertainty of point-to-point… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
2005
2005
Since the skin effect will increase the propagation delay in an interconnect, it will also affect how to optimally select the… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
2004
2004
Repeaters now widely used to decrease delay and increase the performance of long interconnects. The maximum operating frequency… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
Highly Cited
2002
Highly Cited
2002
This paper addresses the problem of power dissipation during the buffer insertion phase of interconnect performance optimization… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table I
Is this relevant?
2002
2002
In deep sub-micron technologies, as the wires are placed ever closer and signal rise and fall times go into the sub-nano second… (More)
  • table 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
2002
2002
We present a unified framework that considers flip-flopand repeater insertion and the placement of flip-flop/repeater blocks… (More)
  • figure 1
  • table 1
  • figure 2
  • table 2
Is this relevant?
2001
2001
Signalling over long interconnect is a dominant issue in electronic chip design in current technologies, with the device sizes… (More)
  • figure 1
  • figure 2
  • table 1
  • table 3
  • table 4
Is this relevant?
2000
2000
Repeater insertion can be used to overcome the quadratic increase in the time required for a signal to propagate through an… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2000
2000
We address the problem of selecting repeater sizes and inserting at feasible locations in a placed and routed network to meet… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1999
1999
A closed form expression for the propagation delay of a CMOS gate driving a distributed RLC line is introduced that is within 5… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 4
Is this relevant?