Skip to search formSkip to main contentSkip to account menu

RISC-V

Known as: RISC V, RISC-V architecture, RISCV 
RISC-V (pronounced "risk-five") is an open-source instruction set architecture (ISA) based on established reduced instruction set computing (RISC… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
128-bitAVX-512Advanced Vector ExtensionsAssembly language

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Open-Source Validation Suite for RISC-V
In this paper, we propose a validation suite, applicable for different RISC-V designs. The suite can be considered as a stack of… 
2019
2019
RVTensor: A Light-Weight Neural Network Inference Framework Based on the RISC-V Architecture
The open-source instruction set architecture RISC-V has developed rapidly in recent years, and its combination mode of multiple… 
2018
2018
Hardware and protocols for authentication and secure computation
The Internet of Things has resulted in an exponential rise in the number of embedded electronic devices. This thesis deals with… 
2018
2018
Using Constraints for SystemC AMS Design and Verification
In this paper we discuss how constraints can be applied for the design and verification of mixed-signal virtual prototypes based… 
2018
2018
A RISC-V ISA compatible processor IP for SoC
The emergence of System-on-Chip technology has brought in opportunities in the form of reduced cycle time, superior performance… 
2017
2017
RTL Level Instruction Profiling for CPU Throttling to Reduce Wasted Dynamic Power
  • A. OwahidE. John
  • International Conference on Computational Science…
  • 2017
  • Corpus ID: 54456096
This paper identifies a set of instructions suitable for fine grained CPU throttling to reduce wasted dynamic power in RISCV… 
2017
2017
The Deterministic Memory Abstraction and Supporting Cache Architecture for Multicore Real-Time Systems
Poor timing predictability of multicore processors has been a long-standing challenge in the real-time systems community. In this… 
2014
2014
Micro-Policies A Framework for Verified, Hardware-Assisted Security Monitors
A wide range of low-level security policies can be expressed as rules on metadata tags and enforced using a combination of a… 
2008
2008
A RISC CPU IP core
This article describes the hardware design of a RISC CPU IP core whose instructions are compatible with the Microchip PIC16C6X… 
1990
1990
RISC 프로세서 연산장치부의 설계 ( The Design of A RISC Processor`s ALU )
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)