Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,778,933 papers from all fields of science
Search
Sign In
Create Free Account
Advanced Vector Extensions
Known as:
YMM9 register
, YMM8 register
, YMM7 register
Expand
Advanced Vector Extensions (AVX) are extensions to the x86 instruction set architecture for microprocessors from Intel and AMD proposed by Intel in…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
256-bit
Addressing mode
Broadwell (microarchitecture)
Bulldozer (microarchitecture)
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Optimizing Neural Network Training through TensorFlow Profile Analysis in a Shared Memory System
F. Vilasbôas
,
Calebe P. Bianchini
,
Rodrigo Pasti
,
L. Castro
Symposium on High Performance Computing Systems
2019
Corpus ID: 210148550
On the one hand, Deep Neural Networks have emerged as a powerful tool for solving complex problems in image and text analysis. On…
Expand
2017
2017
Génération de modèles analytiques pour la conception préliminaire de systèmes multi-physiques : application à la thermique des actionneurs et des systèmes électriques embarqués
F. Sanchez
2017
Corpus ID: 172112547
L'objectif de cette these est de fournir des methodes et outils numeriques dedies a la conception preliminaire de systemes multi…
Expand
2016
2016
Empirical Study of Power Consumption of x 86-64 Instruction Decoder
Mikael Hirki
,
J. Nurminen
,
T. Niemi
2016
Corpus ID: 12447190
It has been a common myth that x86-64 processors suffer in terms of energy efficiency because of their complex instruction set…
Expand
Review
2016
Review
2016
Vectorization on Intel Xeon Phi: A Survey Approach
Niraj J. Tiwari
,
P. Vidap
2016
Corpus ID: 212487620
In computer science, vectorization is the process of converting an algorithm from a scalar implementation to a vector process. It…
Expand
2015
2015
An investigation of compiler vectorization on current and next-generation Intel processors using benchmarks and Sandia?s Sierra applications.
M. Rajan
,
D. Doerfler
,
M. Tupek
,
S. Hammond
2015
Corpus ID: 8067961
Sandia and Los Alamos National Laboratories are acquiring Trinity, a Cray XC40, with half of the nodes having Haswell processors…
Expand
2015
2015
SIMD Enabled Functions on Intel Xeon CPU and Intel Xeon Phi Coprocessor
Florian Wende
2015
Corpus ID: 62929485
To achieve high floating point compute performance, modern processors draw on short vector SIMD units, as found e.g. in Intel…
Expand
2012
2012
Comparison of Software Technologies for Vectorization and Parallelization
A. Lazzaro
,
A. Nowak
,
S. Jarp
,
L. Valsan
2012
Corpus ID: 18498559
Executive Summary This paper demonstrates how modern software development methodologies can be used to give an existing…
Expand
2012
2012
Parallel Stereo Vision Algorithm
W. Cockshott
,
Susanne Oehler
,
Tian Xu
,
J. Siebert
,
G. Aragon-Camarasa
MARC@RWTH
2012
Corpus ID: 28776967
Integrating a stereo-photogrammetric robot head into a real-time system requires software solutions that rapidly resolve the…
Expand
2009
2009
High-performance synthetic aperture radar image formation on commodity multicore architectures
Daniel S. McFarlin
,
F. Franchetti
,
Markus Püschel
,
José M. F. Moura
Defense + Commercial Sensing
2009
Corpus ID: 12403234
Synthetic Aperture Radar (SAR) image processing platforms have to process increasingly large datasets under and hard real-time…
Expand
Review
2006
Review
2006
A software-defined ultra-wideband transceiver testbed for communications, ranging, and imaging
Jeffrey H. Reed
,
C. Anderson
2006
Corpus ID: 111736815
Impulse Ultra Wideband (UWB) communications is an emerging technology that promises a number of benefits over traditional…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE