Skip to search formSkip to main contentSkip to account menu

Privilege level

Known as: DPL, Current privilege level, Descriptor Privilege Level 
A privilege level in the x86 instruction set controls the access of the program currently running on the processor to resources such as memory… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
Call gate (Intel)General protection faultIOPLIntel Active Management Technology

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
A polynomial time exact algorithm for self-aligned double patterning layout decomposition
Double patterning lithography (DPL) technologies have become a must for today's sub-32nm technology nodes. There are two leading… 
2012
2012
MOLECULAR BIOLOGY AND PHYSIOLOGY Genotypic Variation in Physiological Strategies For Attaining Cotton Lint Yield Production
The quality and quantity of cotton (Gossypium hirsutum L.) lint produced are complex traits controlled by multiple processes. The… 
2011
2011
A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations
In this paper, a new countermeasure against power and electromagnetic (EM) Side Channel Attacks (SCA) on FPGA implemented… 
2008
2008
Revisiting the layout decomposition problem for double patterning lithography
In double patterning lithography (DPL) layout decomposition for 45nm and below process nodes, two features must be assigned… 
2005
2005
An optimal test pattern selection method to improve the defect coverage
It is well known that n-detection test sets are effective to detect unmodeled defects and improve the defect coverage. However… 
2002
2002
Assessment of Day-Neutral Backcross Populations of Cotton Using AFLP Markers
The cotton (Gossypium hirsutum L.) collection of primitive accessions is underutilized for cotton improvement because they are… 
Review
1999
Review
1999
Operating System Structure and Processor Architecture for a Large Distributed Single Address Space
Recent 64-bit microprocessors have made a huge 18.4 quintillion byte address space potentially available to applications and the… 
1998
1998
Double pass-transistor logic for high performance wave pipeline circuits
Wave pipelining is a digital design technique that can be applied to combinational logic circuits to increase the throughput of… 
1994
1994
Predicate logic with anaphora (seven inch version)
Predicate Logic with Anaphora (seven inch version) Paul Dekker University of Amsterdam In this paper I make a case for a separate… 
1989
1989
Kinetic study of the Schiff-base formation between glycine and pyridoxal 5′-phosphate (PLP), pyridoxal (PL), and 5′-deoxypyridoxal (DPL)
The formation of Schiff bases between pyridoxal 5′-phosphate (PLP), pyridoxal (PL), 5′-deoxypyridoxal (DPL), and glycine has been… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)