Skip to search formSkip to main contentSkip to account menu

Peripheral bus

In computing, a peripheral bus is a computer bus designed to support computer peripherals like printers and hard drives. The term is generally used… 
Wikipedia (opens in a new tab)

Related topics

Related topics

8 relations
ACCESS.busApple Desktop BusBus (computing)IEEE 1394

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Characteristics of SPI drivers in RTOS environment
The article describes different types of SPI (Serial Peripheral Interface) drivers in RTOS (Real-Time Operating System… 
2015
2015
Secure Resource Sharing for Embedded Protected Module Architectures
iv 
2009
2009
Run-Time Reconfiguration for HyperTransport coupled FPGAs using ACCFS
In this paper we present a solution where only one FPGA is needed in a host coupled system, in which the FPGA can be reconfigured… 
Review
2009
Review
2009
Towards Hardware Support for Common Sensor Processing Tasks
Sensor processing is a common task within many embedded system domains, such as in control systems, the sensor feedback is used… 
2008
2008
Design and implementation of MP3 decoder using partial dynamic reconfiguration on Virtex-4 FPGAs
Dynamic reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments… 
2008
2008
Simultaneous data transfers over peripheral bus using CDMA technique
The need for an efficient interconnect architecture has been caused by continued increase of the required communication bandwidth… 
2007
2007
A Sandbox for Exploring the OpenFire Processor
Method and apparatus are provided for manufacturing a filtered large cigar which includes the steps of simultaneously introducing… 
2007
2007
Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines
The protection of chip-level microcomputer bus systems in embedded devices is essential to prevent the growing number of hardware… 
2002
2002
Modular and efficient architecture for H.263 video codec VLSI
We present an efficient hardware architecture for the H.263 video codec and its VLSI implementation. This architecture is based… 
Review
2001
Review
2001
What is the Appropriate Reference Condition for Determining the Efficiency? (Preprint)
Presented at 2001 NCPV Program Review Meeting: Discusses background of concentrator reference conditions, problems with direct… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)