Page table

Known as: Address table, Page translation tables, Inverted page table 
A page table is the data structure used by a virtual memory system in a computer operating system to store the mapping between virtual addresses and… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Protected module architectures, such as Intel SGX, enable strong trusted computing guarantees for hardwareenforced enclaves on… (More)
Is this relevant?
2016
2016
Radix page tables as implemented in the x86-64 architecture incur a penalty of four memory references for address translation… (More)
Is this relevant?
2015
2015
The kernel exploit attacks have recently become difficult to be launched because executing either malicious scripts or… (More)
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2010
Highly Cited
2010
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2010
2010
Efficient virtualization of translation lookaside buffers (TLBs), a core component of modern hypervisors, is complicated by the… (More)
  • table I
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Modern multi-core processors present new resource management challenges due to the subtle interactions of simultaneously… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2008
Highly Cited
2008
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
1998
Highly Cited
1998
Virtual memory is a staple in modem systems, though there is little agreement on how its functionality is to be implemented on… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 4
Is this relevant?
1997
1997
Page table pointer caches are a hardware supplement for TLBs that cache pointers to pages of page table entries rather than page… (More)
  • figure 6
  • figure 10
  • figure 11
  • figure 12
Is this relevant?
1995
1995
Most computer architectures are moving to 64-bit virtual address spaces. We first discuss how this change impacts conventional… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?