Skip to search formSkip to main contentSkip to account menu

Orthogonal instruction set

In computer engineering, an orthogonal instruction set is an instruction set architecture where all instruction types can use all addressing modes… 
Wikipedia (opens in a new tab)

Related topics

Related topics

19 relations
Accumulator (computing)Addressing modeAtmel AVRByte

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Mac or Non-MAC: not a Problem
Multicore designs have become the dominant organization for future high performance microprocessors. Instead of increasing cache… 
2013
2013
Green16: a frugal CPU architecture
A novel computer architecture called Green16 is presented. Green16 is designed with frugal innovation principles, and offers a… 
Review
2007
Review
2007
The Multicomputer Toolbox Project Blais Working Note #0: Standard Sequential Mathematical Libraries: Promises and Pitfalls, Opportunities and Challenges
The contribution of this paper is to lay a foundation for the development of next-generation standard sequential mathematical… 
2004
2004
ODiN : A 32-Bit High Performance VLIW DSP for Software Defined Radio Applications
A very long instruction word (VLIW) digital signal processor (DSP), called ODiN, which could execute six instructions in a single… 
Review
1999
Review
1999
Designing a NICE processor
1986
1986
An 8MIPS CMOS digital signal processor
A 2μm digital signal processor with a 125ns instruction cycle will be described. It contains two 16b data buses, executes a 40b… 
1986
1986
A 2-/spl mu/m CMOS 8-MIPS digital processor with parallel processing capability
A 2-/spl mu/m CMOS VLSI digital signal processor (DSP) family, the SP50, is described that is capable of eight million… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)