Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,215,036 papers from all fields of science
Search
Sign In
Create Free Account
Multiprocessing
Known as:
Tightly coupled system
, DP system
, MP
Expand
Multiprocessing is the use of two or more central processing units (CPUs) within a single computer system. The term also refers to the ability of a…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
3B series computers
Asymmetric multiprocessing
Barrel processor
Beowulf cluster
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2008
Highly Cited
2008
Rotated Profile Signatures for robust 3D feature detection
T. Faltemier
,
K. Bowyer
,
P. Flynn
IEEE International Conference on Automatic Face…
2008
Corpus ID: 893399
While recent years have seen progress in face recognition from 3D images, nonfrontal head pose is still a challenge to existing…
Expand
2008
2008
ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration
G. Beltrame
,
C. Bolchini
,
L. Fossati
,
A. Miele
,
D. Sciuto
Asia and South Pacific Design Automation…
2008
Corpus ID: 8121833
This paper presents ReSP (Reflective Simulation Platform), a Transaction-Level multi-processor simulation platform based on…
Expand
Highly Cited
2004
Highly Cited
2004
Minimum and maximum utilization bounds for multiprocessor rate monotonic scheduling
J. M. López
,
J. L. Díaz
,
D. F. García
IEEE Transactions on Parallel and Distributed…
2004
Corpus ID: 825704
The utilization bound for real-time rate monotonic (RM) scheduling on uniprocessors is extended to multiprocessors with…
Expand
2003
2003
Network-on-chip modeling for system-level multiprocessor simulation
J. Madsen
,
Shankar Mahadevan
,
K. Virk
,
Mercury Gonzalez
RTSS . 24th IEEE Real-Time Systems Symposium,
2003
Corpus ID: 206525025
With the increasing number of transistors available on a single chip, the system-on-chip (SoC) paradigm has evolved to exploit…
Expand
Highly Cited
1996
Highly Cited
1996
Design of the HP PA 7200 CPU
C. Hay
,
F. Schumacher
,
Gordon Kurpanek
,
Jason Zheng
,
J. Keller
,
Kenneth K. Chan
1996
Corpus ID: 16481482
A new and distinct cultivar of miniature rose plant named 'POULrat', characterized by its extreme compactness which is suitable…
Expand
Highly Cited
1992
Highly Cited
1992
DSS: a distributed high-level synthesis system
J. Roy
,
Nand Kumar
,
R. Dutta
,
R. Vemuri
IEEE Design & Test of Computers
1992
Corpus ID: 25681676
DSS, a large-scale ongoing exercise in developing parallel algorithms for high-level synthesis and implementing them in an…
Expand
1988
1988
Design and Implementation of Parallel Make
E. Baalbergen
Computing Systems
1988
Corpus ID: 12051964
make is the standard UNIX utility for maintaining programs. It has been used by UNIX programmers for almost l0 years and many…
Expand
Highly Cited
1985
Highly Cited
1985
A multiprocessor-based controller for the control of mechanical manipulators
R. Nigam
,
C. S. George Lee
Proceedings. IEEE International Conference on…
1985
Corpus ID: 31522422
This paper describes a cost effective architecture for the control of mechanical manipulators based on a functional decomposition…
Expand
Highly Cited
1985
Highly Cited
1985
Synchronous multiprocessor realizations of shift-invariant flow graphs
D. Schwartz
1985
Corpus ID: 57423650
Highly Cited
1981
Highly Cited
1981
A reconfigurable and fault-tolerant VLSI multiprocessor array
I. Koren
International Symposium on Computer Architecture
1981
Corpus ID: 17063105
Multiprocessor arrays have the property of regularity, enabling a low-cost VLSI implementation. However, multiprocessor systems…
Expand