Skip to search formSkip to main contentSkip to account menu

ModelSim

ModelSim is a multi-language HDL simulation environment by Mentor Graphics, for simulation of hardware description languages such as VHDL, Verilog… 
Wikipedia (opens in a new tab)

Related topics

Related topics

16 relations
Altera QuartusGraphical user interfaceHardware description languageIncisive

Broader (1)

Digital electronics

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Design and Verification of AMBA AHB-Lite protocol using Verilog HDL
—The SOC plan confronts a crevice between generation limit and time to market weights. The outline space develops with changes… 
2015
2015
SIPHER: Scalable Implementation of Primitives for Homomorphic Encryption
Abstract : The goal of SIPHER was to improve the efficiency and scalability of Fully Homomorphic Encryption (FHE). Significant… 
2013
2013
An FPGA Implementation of 1553 Protocol
In a modern military avionics system all the devices need to communicate as efficiently as possible with a minimum amount of… 
2013
2013
FPGA Implementation of 1D and 2D DWT Architecture using Modified Lifting Scheme
Image compression is one of the prominent topics in image processing that plays a very important role in reducing image size for… 
2013
2013
Pipelined MIPS With Improved Datapath
This paper proposes a five stage pipelined processor with reduced number of unwanted transitions due to the stalls present in the… 
2012
2012
An integrated radix-4 modular divider/multiplier hardware architecture for cryptographic applications
The increasing importance of security in computers and communication systems introduces the need for several public$key… 
2011
2011
Implementation of Channel Estimation and Modulation Technique for MIMO System
Future wireless communication system have to be designed to integrate features such as high data rates, high quality of service… 
2010
2010
FPGA based timing module and optical communication card design for spallation neutron source
2008
2008
Dynamic Lottery Bus Arbiter for Shared Bus System on Chip: A Design Approach with VHDL
On-chip communication architecture plays an important role in determining the overall performance of the system-on-chip (SoC… 
2005
2005
AUTOMATIC CO-VERIFICATION OF FPGA DESIGNS IN SIMULINK
Verification of DSP systems is an error-prone and timeconsuming process, because many manual steps are required to create a… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)