Skip to search formSkip to main contentSkip to account menu

Altera Quartus

Known as: Quartus II, Sopc builder 
Altera Quartus II is a programmable logic device design software produced by Altera. Quartus II enables analysis and synthesis of HDL designs, which… 
Wikipedia (opens in a new tab)

Related topics

Related topics

14 relations
Altera Hardware Description LanguageComplex programmable logic deviceField-programmable gate arrayHardware description language

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Realization of Efficient Multiplier for Low Power Biomedical Signal Processing System-on-Chip Design for Portable ECG Monitoring Systems
This paper introduces a framework for the implementation of high throughput Multiplier for low Power Biomedical Signal Processing… 
2014
2014
Metody syntezy komparatorów z wykorzystaniem języka Verilog w środowisku Quartus II
2013
2013
An Efficient Memory Architecture For Network Intrusion Detection Systems Using Pattern Partitioning And Parallel String Matching
Due to the advantages of easy re-configurability and scalability, the memory-based string matching architecture is widely adopted… 
2012
2012
Optimization of FIR digital filter using low power MAC
In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation… 
2012
2012
Implementation of Chaos Synchronization on FPGA
Abstract A new method of achieving synchronization of chaotic systems on FPGA is proposed in this paper. We take Lorenz chaotic… 
2011
2011
Design and FPGA implementation of digital noise generator based on superposition of Gaussian process
Currently in the design of digital communication system, in order to detect the communication quality, plenty of tests need to be… 
2010
2010
Design of the CIC decimation filter based on SOPC Builder
This CIC (Cascaded integrator comb) decimation filter is widely applicable to reduce the data sampling rate in DDC (Digital Down… 
2009
2009
A Simplified FPGA Implementation Based on an Improved DES Algorithm
  • Li FuMing Pan
  • Third International Conference on Genetic and…
  • 2009
  • Corpus ID: 18969155
Recently, DES has been the most widely used symmetric block cipher for information security. But many powerful attacks, such as… 
2009
2009
FPGA Based Parallel Architectures for Normalized Cross-Correlation
As a similarity measure, normalized cross-correlation has found application in a broad range of image processing. A dedicated… 
2004
2004
Optimizing a high performance 32-bit processor for programmable logic
  • P. Metzgen
  • International Symposium on System-on-Chip…
  • 2004
  • Corpus ID: 25665104
Summary form only given. Altera's SOPC Builder Tool enables engineers to create tailor-made systems in an FPGA with a short…