Skip to search formSkip to main contentSkip to account menu

Memory timings

Known as: SDRAM Latency, RAM timings, Ram latency 
Memory timings or RAM timings measure the performance of DRAM memory using four parameters: CL, TRCD, TRP, and TRAS in units of clock cycles; they… 
Wikipedia (opens in a new tab)

Related topics

Related topics

10 relations
BIOSCAS latencyDIMMDouble data rate

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Review
2018
Review
2018
Limiting the Spread of Fake News on Social Media Platforms by Evaluating Users' Trustworthiness
Today's social media platforms enable to spread both authentic and fake news very quickly. Some approaches have been proposed to… 
2017
2017
Improving memory system performance for multimedia applications
The cost and performance of embedded systems heavily depends on the performance of memories it utilizes. Latency of a memory… 
2016
2016
Determining Utterance Timing of a Driving Agent With Double Articulation Analyzer
In-vehicle speech-based interaction between a driver and a driving agent should be performed without affecting the driving… 
2012
2012
A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces
The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are… 
2012
2012
Fully hardware based WFQ architecture for high-speed QoS packet scheduling
2011
2011
A perfomance comparison study between synchronous and asynchronous FPGA for spike based systems. Under the AER synthetic generation
Neuromorphic engineering tries to mimic biology in information processing. Address-Event Representation (AER) is a neuromorphic… 
2008
2008
Psychophysiological and Biochemical Correlates of Personality
2007
2007
A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier
A prototype SOI embedded DRAM macro is developed for high-performance microprocessors and introduces performance-enhancing 3T… 
2006
2006
High Performance, Low Latency FPGA based Floating Point Adder and Multiplier Units in a Virtex 4
Since the invention of FPGAs, the increase in their size and performance has allowed designers to use FPGAs for more complex… 
1998
1998
Load execution latency reduction
Load execution latency is dependent on memory access latency, pipeline depth, and data dependencies. Through load effective… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)