Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Memory timings

Known as: SDRAM Latency, RAM timings, Ram latency 
Memory timings or RAM timings measure the performance of DRAM memory using four parameters: CL, TRCD, TRP, and TRAS in units of clock cycles; they… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Non-volatile memory (NVM) provides a scalable solution to replace DRAM as main memory. Because of relatively high latency and low… Expand
  • figure 1
  • figure 2
  • table I
  • figure 3
  • table II
Is this relevant?
2017
2017
Placing the DRAM in the same package as a processor enables several times higher memory bandwidth than conventional off-package… Expand
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
2016
2016
In-vehicle speech-based interaction between a driver and a driving agent should be performed without affecting the driving… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2014
Highly Cited
2014
This paper proposes a new memory controller design that enables secure sharing of main memory among mutually mistrusting parties… Expand
Is this relevant?
Highly Cited
2008
Highly Cited
2008
In the past decades, advances in speed of commodity CPUs have far outpaced advances in RAM latency. Main-memory access has… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 7
  • table 2
Is this relevant?
Highly Cited
2006
Highly Cited
2006
Today's high-performance processors face main-memory latencies on the order of hundreds of processor clock cycles. As a result… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2003
2003
  • Andrew Lines
  • 11th Symposium on High Performance Interconnects…
  • 2003
  • Corpus ID: 1799204
Asynchronous circuits can provide an elegant and high performance interconnect solution for synchronous system-on-chip (SoC… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
We investigate the scalability of feedback in multicast communication and propose a new method of probabilistic feedback based on… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
1997
Highly Cited
1997
Low-latency remote-write networks, such as DEC's Memory Channel, provide the possibility of transparent, inexpensive, large-scale… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
1993
1993
Wave pipelining is an attractive technique used in high-speed computer systems to speed-up pipeline rate without partitioning a… Expand
Is this relevant?