Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 228,246,644 papers from all fields of science
Search
Sign In
Create Free Account
Memory timings
Known as:
SDRAM Latency
, RAM timings
, Ram latency
Expand
Memory timings or RAM timings measure the performance of DRAM memory using four parameters: CL, TRCD, TRP, and TRAS in units of clock cycles; they…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
10 relations
BIOS
CAS latency
DIMM
Double data rate
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
2018
Review
2018
Limiting the Spread of Fake News on Social Media Platforms by Evaluating Users' Trustworthiness
Oana Balmau
,
R. Guerraoui
,
Anne-Marie Kermarrec
,
Alexandre Maurer
,
M. Pavlovic
,
W. Zwaenepoel
arXiv.org
2018
Corpus ID: 52121550
Today's social media platforms enable to spread both authentic and fake news very quickly. Some approaches have been proposed to…
Expand
2017
2017
Improving memory system performance for multimedia applications
Jonghee M. Youn
,
Doosan Cho
Multimedia tools and applications
2017
Corpus ID: 29234067
The cost and performance of embedded systems heavily depends on the performance of memories it utilizes. Latency of a memory…
Expand
2016
2016
Determining Utterance Timing of a Driving Agent With Double Articulation Analyzer
T. Taniguchi
,
K. Furusawa
,
Hailong Liu
,
Yusuke Tanaka
,
Kazuhito Takenaka
,
T. Bando
IEEE transactions on intelligent transportation…
2016
Corpus ID: 18432564
In-vehicle speech-based interaction between a driver and a driving agent should be performed without affecting the driving…
Expand
2016
2016
A Double-Data- Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read -Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory Applications
H. Lung
,
Christopher P. Miller
,
+23 authors
C. Lam
International Memory Workshop
2016
Corpus ID: 6227079
For the first time, by using a novel multiple individual bank sensing/writing and a memory bank interleave design, we demonstrate…
Expand
2012
2012
A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces
Hyun-Woo Lee
,
Hoon Choi
,
+16 authors
Byong-Tae Chung
IEEE Journal of Solid-State Circuits
2012
Corpus ID: 27425276
The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are…
Expand
2012
2012
Fully hardware based WFQ architecture for high-speed QoS packet scheduling
K. Mclaughlin
,
D. Burns
,
C. Toal
,
Colm McKillen
,
S. Sezer
Integr.
2012
Corpus ID: 5079728
2011
2011
A perfomance comparison study between synchronous and asynchronous FPGA for spike based systems. Under the AER synthetic generation
R. Paz-Vicente
,
E. Cerezuela-Escudero
,
M. Domínguez-Morales
,
A. Jiménez-Fernandez
,
A. Linares-Barranco
,
G. Jiménez-Moreno
International Symposium on Performance Evaluation…
2011
Corpus ID: 15351792
Neuromorphic engineering tries to mimic biology in information processing. Address-Event Representation (AER) is a neuromorphic…
Expand
2008
2008
Psychophysiological and Biochemical Correlates of Personality
R. Stelmack
,
T. Rammsayer
2008
Corpus ID: 53641341
2007
2007
A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier
J. Barth
,
W. Reohr
,
+14 authors
S. Iyer
IEEE International Solid-State Circuits…
2007
Corpus ID: 19313098
A prototype SOI embedded DRAM macro is developed for high-performance microprocessors and introduces performance-enhancing 3T…
Expand
2006
2006
High Performance, Low Latency FPGA based Floating Point Adder and Multiplier Units in a Virtex 4
P. Karlstrom
,
A. Ehliar
,
D. Liu
Nordic Microelectronics Event
2006
Corpus ID: 18130812
Since the invention of FPGAs, the increase in their size and performance has allowed designers to use FPGAs for more complex…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE