Skip to search formSkip to main contentSkip to account menu

DIMM

Known as: ECC DIMM RAM, Dual In-line Memory Module, Micro-DIMM 
A DIMM or dual in-line memory module comprises a series of dynamic random-access memory integrated circuits. These modules are mounted on a printed… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
Apollo VP3Apple Network ServerAreal density (computer storage)Cold boot attack

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
IBM zEnterprise redundant array of independent memory subsystem
The IBM zEnterprise® system introduced a new and innovative redundant array of independent memory (RAIM) subsystem design as a… 
Highly Cited
2010
Highly Cited
2010
An efficient distributed memory interface for many-core platform with 3D stacked DRAM
Historically, processor performance has increased at a much faster rate than that of main memory and up-coming NoC-based many… 
2001
2001
Processor-memory co-exploration driven by a Memory-Aware Architecture Description Language
Memory represents a major bottleneck in modern embedded systems. Traditionally, memory organizations for programmable systems… 
1997
1997
Testing memory modules in SRAM-based configurable FPGAs
This paper studies the issues involved in testing memory modules (configured as LUTs and RAMs) in FPGAs and proposes new… 
Highly Cited
1994
Highly Cited
1994
An algorithm for array variable clustering
During synthesis of behavioral descriptions array variables are implemented with memory modules. In this paper we show that… 
Highly Cited
1985
Highly Cited
1985
A fault-tolerant scheme for multistage interconnection networks
A scheme is proposed to e n h a n c e the fault-tolerance of multistage interconnection networks which only have a unique path… 
Highly Cited
1982
Highly Cited
1982
Testing and Fault Tolerance of Multistage Interconnection Networks
Test length is independent of network size in this simple, straightforward methodology for testing MINs (multistage… 
Highly Cited
1978
Highly Cited
1978
Theoretical Limitations on the Efficient Use of Parallel Memories
The effective utilization of single-instruction-multiple-data stream machines depends heavily on being able to arrange the data… 
Highly Cited
1976
Highly Cited
1976
Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network
The shuffle-exchange network is considered as an interconnection network between processors and memory modules in an array… 
Highly Cited
1976
Highly Cited
1976
A Shuffle-Exchange Network with Simplified Control
In this paper, a control mechanism for a shuffle-exchange interconnection network of N cells is proposed. With this network it is… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)