Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,014,465 papers from all fields of science
Search
Sign In
Create Free Account
Memory organisation
Known as:
Memory organization
There are several ways to organise memories with respect to the way they are connected to the cache: 1. * one-word-wide memory organisation 2. * wide…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
6 relations
Cache (computing)
Interleaved memory
Memory bank
Memory geometry
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2010
Highly Cited
2010
Using PCM in Next-generation Embedded Space Applications
A. Ferreira
,
B. Childers
,
R. Melhem
,
D. Mossé
,
Mazin S. Yousif
16th IEEE Real-Time and Embedded Technology and…
2010
Corpus ID: 16320650
Dynamic RAM (DRAM) has been the best technology for main memory for over thirty years. In embedded space applications, radiation…
Expand
Highly Cited
2006
Highly Cited
2006
An Ultra-Low-Power Memory With a Subthreshold Power Supply Voltage
Jinhui Chen
,
L. Clark
,
Tai-hua Chen
IEEE Journal of Solid-State Circuits
2006
Corpus ID: 36994801
A 512times13 bit ultra-low-power subthreshold memory is fabricated on a 130-nm process technology. The fabricated memory is fully…
Expand
2005
2005
A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications
A. Papanikolaou
,
F. Lobmaier
,
Hua Wang
,
M. Corbalan
,
F. Catthoor
International Conference on Hardware/Software…
2005
Corpus ID: 3100600
Process variability is an emerging problem that is becoming worse with each new technology node. Its impact on the performance…
Expand
2004
2004
A high performance, parallel IP lookup technique using distributed memory organization
K. Venkatesh
,
S. Aravind
,
R. Ganapath
,
T. Srinivasan
International Conference on Information…
2004
Corpus ID: 2400529
The IP lookup process is a key bottleneck in routing due to the increase in routing table size, increasing traffic and migration…
Expand
2001
2001
Processor-memory co-exploration driven by a Memory-Aware Architecture Description Language
P. Mishra
,
P. Grun
,
N. Dutt
,
A. Nicolau
VLSI Design . Fourteenth International Conference…
2001
Corpus ID: 17254239
Memory represents a major bottleneck in modern embedded systems. Traditionally, memory organizations for programmable systems…
Expand
1992
1992
A Self-Testing and Self-Repairing Structure for Ultra-Large Capacity Memories
Tom Chen
,
G. Sunada
Proceedings International Test Conference
1992
Corpus ID: 6453486
This paper presents a self-testing and self-repairing strategy for ultra-high capacity memories. The self-testing and self…
Expand
1991
1991
Survivor sequence memory management in Viterbi decoders
G. Feygin
,
P. Gulak
., IEEE International Sympoisum on Circuits and…
1991
Corpus ID: 15786003
This work extends previous trace-back approaches. A new one-pointer trace-back algorithm for survivor sequence memory management…
Expand
Highly Cited
1989
Highly Cited
1989
Mapping Neural Networks onto Message-Passing Multicomputers
Joydeep Ghosh
,
K. Hwang
J. Parallel Distributed Comput.
1989
Corpus ID: 17245135
1983
1983
Shared Cache for Multiple-Stream Computer Systems
Phil C. C. Yeh
,
J. Patel
,
E. Davidson
IEEE transactions on computers
1983
Corpus ID: 9374003
Cache memory organization for parallel-pipelined multiprocessor systems is evaluated. Private caches have a cache coherence…
Expand
1974
1974
An Organization for a Highly Survivable Memory
J. Goldberg
,
K. Levitt
,
J. Wensley
IEEE transactions on computers
1974
Corpus ID: 30505353
A memory organization is considered for which a large number of faults can be tolerated at a low cost in redundancy. The…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE